

74F195A
4-bit parallel-access shift register

## FEATURES

- Shift right and parallel load capability
- $\mathrm{J}-\overline{\mathrm{K}}(\mathrm{D})$ inputs to first stage
- Complement output from last stage
- Asynchronous Master Reset
- Diode inputs


## DESCRIPTION

The 74F195A is a 4-Bit Parallel Access Shift Register and its functional characteristics are indicated in the Logic Diagram and Function Table. This device is useful in a variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The 74F195A operates in two primary modes: shift right (Q0 $\rightarrow$ Q1) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Q0) via the J and K inputs when the $\overline{\mathrm{PE}}$ input is High, and is shifted one bit in the direction Q0 $\rightarrow$ Q1 $\rightarrow$ Q2 $\rightarrow$ Q3 following each Low-to-High clock transition.

The J and K inputs provide the flexibility of the $\mathrm{J}-\mathrm{K}$ type input for special applications, and by tying the two together the simple D-type input is made for general applications.

The device appears as four common clocked D flip-flops when the PE input is Low. After the Low-to-High clock transition, data on the parallel inputs (D0-D3) is transferred to the respective Q0-Q3 outputs. Shift left operation (Q3-Q2) can be achieved by tying the Qn outputs to the Dn-1 inputs and holding the PE input Low.
All parallel and serial data transfers are synchronous, occurring after each Low-to-High clock transition. The 74F195A utilizes edge-triggering, therefore there is no restriction on the activity of the

J, R, Dn, and PE inputs for logic operation, other than the set-up and hold time requirements.
A Low on the asynchronous Master Reset (MR) input sets all Q outputs Low, independent of any other input condition.

## PIN CONFIGURATION



| TYPE | TYPICAL $\mathrm{f}_{\text {MAX }}$ | TYPICAL <br> SUPPLY CURRENT <br> (TOTAL) |
| :---: | :---: | :---: |
| 74 F 195 A | 180 MHz | 40 mA |

## ORDERING INFORMATION

| DESCRIPTION | COMMERCIAL RANGE <br> $\mathbf{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PKG. DWG. \# |
| :---: | :---: | :---: |
| 16-pin plastic DIP | N74F195AN | SOT 38-4 |
| 16-pin plastic SO | N74F195AD | SOT 109-1 |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION |  | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW |
| :---: | :---: | :---: | :---: | :---: |
| D0-D3 | Data inputs | 74F195 | 1.0/0.033 | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
|  |  | 74F195A | 1.0/1.0 | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| J, K | $J-K$ or D type serial inputs | 74F195 | 1.0/0.033 | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
|  |  | 74F195A | 1.0/1.0 | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| CP | Clock Pulse input (active rising edge) | 74F195 | 1.0/0.033 | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
|  |  | 74F195A | 1.0/1.0 | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| MR | Master Reset input (active Low) | 74F195 | 2.0/0.066 | $40 \mu \mathrm{~A} / 40 \mu \mathrm{~A}$ |
|  |  | 74F195A | 1.0/1.0 | $20 \mu \mathrm{~A} / 0.6 \mathrm{~mA}$ |
| $\frac{\text { Q0-Q3, }}{\overline{\text { Q3 }}}$ | Data outputs |  | 50/33 | $1.0 \mathrm{~mA} / 20 \mathrm{~mA}$ |

## NOTE:

One (1.0) FAST unit load is defined as: $20 \mu \mathrm{~A}$ in the High state and 0.6 mA in the Low state.

LOGIC SYMBOL


IEC/IEEE SYMBOL

## LOGIC DIAGRAM



## FUNCTION TABLE

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  | OPERATING MODES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MR | CP | PE | J | K | Dn | Q0 | Q1 | Q2 | Q3 | Q3 |  |
| L | X | X | X | X | X | L | L | L | L | H | Reset (clear) |
| H | $\uparrow$ | h | h | h | X | H | q0 | q1 | q2 | ¢ 2 | Shift, set First stage |
| H | $\uparrow$ | h | 1 | 1 | X | L | q0 | q1 | q2 | q2 | Shift, reset First stage |
| H | $\uparrow$ | h | h | 1 | X | q0 | q0 | q1 | q2 | q2 | Shift, toggle First stage |
| H | $\uparrow$ | h | 1 | h | X | q0 | q0 | q1 | q2 | q2 | Shift, retain First stage |

$\mathrm{H}=$ High voltage level
$h=$ High voltage level one setup time prior to Low-to-High clock transition
L = Low voltage level
I = Low voltage level one setup time prior to Low-to-High clock transition
X = Don't care
$\uparrow=$ Low-to-High clock transition
$\mathrm{dn}(\mathrm{qn})=$ Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition.

## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IN}}$ | Input current | -30 to +5 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | Voltage applied to output in High output state | -0.5 to $+\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}_{\text {OUT }}$ | Current applied to output in Low output state | 40 | mA |
| $\mathrm{~T}_{\text {amb }}$ | Operating free-air temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input clamp current |  |  | -18 | mA |
| IOH | High-level output current |  |  | -1 | mA |
| IOL | Low-level output current |  |  | 20 | mA |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{\text {NO TAG }}$ |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | $\begin{gathered} \text { TYP } \\ \text { NO TAG } \end{gathered}$ | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX} \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=\mathrm{MAX} \end{aligned}$ | $\pm 10 \% \mathrm{~V}_{\text {cc }}$ | 2.5 |  |  | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {CC }}$ | 2.7 | 3.4 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\begin{aligned} & V_{C C}=M I N, V_{I L}=\operatorname{MAX} \\ & V_{I H}=M I N, I_{I L}=M A X \end{aligned}$ | $\pm 10 \% \mathrm{~V}_{\text {CC }}$ |  | 0.35 | 0.50 | V |
|  |  |  | $\pm 5 \% \mathrm{~V}_{\text {CC }}$ |  | 0.35 | 0.50 |  |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{IK}}$ |  |  | -0.73 | -1.2 | V |
| 1 | Input current at maximum input voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=7.0 \mathrm{~V}$ | 74F195A |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {r }}$ | High-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ | all others |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ | 74F195A |  |  | -600 | mA |
| Ios | Short-circuit output current ${ }^{3}$ | $V_{C C}=$ MAX |  | -60 |  | -150 | mA |
| ICC | Supply current (total) | $\mathrm{V}_{C C}=\mathrm{MAX}$ | 74F195A |  | 40 | 58 | mA |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time. For testing IOS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER |  | TEST CONDITION | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \\ \mathrm{~T}_{\text {amb }}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=+5 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| ${ }_{\text {f MAX }}$ | Maximum clock frequency | Load mode |  | Waveform NO TAG | 165 | 180 |  | 150 |  | MHz |
|  |  | Shift mode |  |  | 180 | 190 |  | 170 |  |  |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {tPHL }} \end{aligned}$ | Propagation delay CP to Qn |  | Waveform NO TAG | $\begin{aligned} & \hline 3.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & \hline 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 10.0 \\ & 7.5 \end{aligned}$ | ns |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay CP to Q3 |  | Waveform NO TAG | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 7.0 \end{aligned}$ | ns |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation delay MR to Qn |  | Waveform 2 | 2.0 | 4.0 | 7.0 | 2.0 | 7.0 | ns |  |
| tpLH | Propagation delay MR to Q3 |  | Waveform 2 | 2.5 | 4.5 | 8.0 | 2.0 | 10.0 | ns |  |

## AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{S}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{S}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low J, K and Dn to CP | Waveform 3 | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ |  |  | 2.5 2.5 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low J, K and Dn to CP | Waveform 3 | $\begin{aligned} & \hline 0.0 \\ & 1.0 \end{aligned}$ |  |  | 0.0 1.0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{S}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{S}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low PE to CP | Waveform 4 | 2.0 2.5 |  |  | 2.0 2.5 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low PE to CP | Waveform 4 | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  |  | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | ns |
| $t_{W}(\mathrm{H})$ | CP Pulse width High | Waveform NO TAG | 4.5 |  |  | 4.5 |  | ns |
| $t_{W}(\mathrm{~L})$ | MR Pulse width Low | Waveform 2 | 4.5 |  |  | 4.5 |  | ns |
| $t_{\text {REC }}$ | Recovery time $\overline{\text { MR to }} \mathrm{CP}$ | Waveform 2 | 2.5 |  |  | 3.0 |  | ns |

## AC WAVEFORMS

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$.
The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency


Waveform 2. Data Setup and Hold Times


Waveform 3. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time


Waveform 4. Setup and Hold Times, Parallel Enable to Clock

## TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs
DEFINITIONS:
$R_{L}=$ Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
$R_{T}=$ Termination resistance should be equal to $Z_{\text {OUT }}$ of pulse generators.

Input Pulse Definition

| family | INPUT PULSE REQUIREMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | amplitude | $\mathbf{V}_{\mathbf{M}}$ | rep. rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{T L H}}$ | $\mathbf{t}_{\mathbf{T H L}}$ |
| 74 F | 3.0 V | 1.5 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ min. | $\mathrm{A}_{2}$ <br> max. | b | $\mathrm{b}_{1}$ | $\mathrm{b}_{2}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathrm{H}}$ | w | $\underset{\max }{Z^{(1)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.2 | 0.51 | 3.2 | $\begin{aligned} & 1.73 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 19.50 \\ & 18.55 \end{aligned}$ | $\begin{aligned} & 6.48 \\ & 6.20 \end{aligned}$ | 2.54 | 7.62 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 8.25 \\ & 7.80 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.3 \end{gathered}$ | 0.254 | 0.76 |
| inches | 0.17 | 0.020 | 0.13 | $\begin{aligned} & 0.068 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.049 \\ & 0.033 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.73 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.24 \end{aligned}$ | 0.10 | 0.30 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.33 \end{aligned}$ | 0.01 | 0.030 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT38-4 |  |  |  | $\square$ ¢ | $\begin{aligned} & 92-11-17 \\ & 95-01-14 \end{aligned}$ |

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

## 811 East Arques Avenue

P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


PHILIPS

