

ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

GENERAL DESCRIPTION



The ICS843071I is a Serial ATA (SATA)/Serial Attached SCSI (SAS) Clock Generator and a member of the HiPerClocks[™] family of high performance devices from ICS. The ICS843071I uses an 18pF parallel resonant crystal over the

range of 20.833MHz - 28.3MHz. For SATA/SAS applications, a 25MHz crystal is used and either 75MHz or 150MHz may be selected with the FREQ_SEL pin. The ICS843071I has excellent <1ps phase jitter performance, over the 12KHz - 20MHz integration range. The ICS843071I is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


FEATURES

- (1) Differential LVPECL output
- Crystal oscillator interface, 18pF parallel resonant crystal (20.833MHz - 28.3MHz)
- Output frequency range: 62.5MHz 170MHz
- VCO range: 500MHz 680MHz
- RMS phase jitter @ 150MHz, using a 25MHz crystal (12KHz - 20MHz): 0.67ps (typical)
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature

COMMON CONFIGURATION TABLE - SERIAL ATA/SERIAL ATTACHED SCSI

	Inputs		Output Frequency		
Crystal Frequency (MHz)	FREQ_SEL	SEL M N Multiplication Value M/N			(MHz)
25	0	24	4	6	150
25	1	24	8	3	75

BLOCK DIAGRAM



PIN ASSIGNMENT



package body **G Package** Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS843071I
FEMTOCLOCKSTM CRYSTAL-TO- LVPECL **CLOCK GENERATOR**

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	V _{CCA}	Power		Analog supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V _{EE}	Power		Negative supply pin.
5	FREQ_SEL	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.
8	V _{cc}	Power		Core supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		рF
R _{PULLUP}	Input Pullup Resistor			51		kΩ



ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_i -0.5V to V_{cc} + 0.5 V

Outputs, I_O (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance, θ_{IA} 101.7°C/W (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			58		mA
I _{CCA}	Analog Supply Current			7		mA

Table 3B. Power Supply DC Characteristics, $V_{CC} = V_{CCA} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		2.375	2.5	2.625	V
V _{CCA}	Analog Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current			55		mA
I _{CCA}	Analog Supply Current			7		mA

Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		3.3V	2		V _{cc} + 0.3	V
V _{IH}			2.5V	1.7		V _{cc} + 0.3	V
V	Innut I ou Voltogo		3.3V	-0.3		0.8	V
V _{IL}	Input Low Voltage		2.5V	-0.3		0.7	V
I _{IH}	Input High Current	FREQ_SEL	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μΑ
I	Input Low Current	FREQ_SEL	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μΑ

NOTE 1: Outputs terminated with 50Ω to $V_{cc}/2$. See Parameter Measurement Information Section,

[&]quot;Output Load Test Circuit" diagrams.



ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

Table 3D. LVPECL DC Characteristics, $V_{\rm CC} = V_{\rm CC} = 3.3 V \pm 5\%$ or $2.5 V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta		
Frequency		20.833		28.3	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 5A. AC Characteristics, $V_{CC} = V_{CCA} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		62.5		170	MHz
<i>t</i> jit(∅)	RMS Phase Jitter (Random);	150MHz @ Integration Range: 12KHz - 20MHz		0.67		ps
וןוו(ש)	NOTE 1	75MHz @ Integration Range: 12KHz - 20MHz		0.60		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%		350		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plots following this section.

Table 5B. AC Characteristics, $V_{CC} = V_{CCA} = 2.5V \pm 5\%$, Ta = -40°C to $85^{\circ}C$


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		62.5		170	MHz
fiit(Qi)	RMS Phase Jitter (Random);	150MHz @ Integration Range: 12KHz - 20MHz		0.78		ps
<i>t</i> jit(∅)	NOTE 1	75MHz @ Integration Range: 12KHz - 20MHz		0.75		ps
t_R/t_F	Output Rise/Fall Time	20% to 80%		350		ps
odc	Output Duty Cycle			50		%

NOTE 1: Please refer to the Phase Noise Plots following this section.

ICS843071I


FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR





OFFSET FREQUENCY (Hz)

Typical Phase Noise at 150MHz





OFFSET FREQUENCY (Hz)

ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR


PARAMETER MEASUREMENT INFORMATION






LVPECL 3.3V OUTPUT LOAD AC TEST CIRCUIT


LVPECL 2.5V OUTPUT LOAD AC TEST CIRCUIT





OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



RMS PHASE JITTER

ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8430711 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}$ and $V_{\rm CCA}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm GCA}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 2A and Figure 2B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{CC} - 2V. For V_{CC} = 2.5V, the V_{CC} - 2V is very close to

ground level. The R3 in Figure 2B can be eliminated and the termination is shown in *Figure 2C*.




FIGURE 2A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 2B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 2C. 2.5V LVPECL TERMINATION EXAMPLE

ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION





FIGURE 3B. LVPECL OUTPUT TERMINATION

CRYSTAL INPUT INTERFACE

The ICS843071I has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 4* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843071I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843071I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE TYP} = 3.465V * 58mA = 200.97mW
- Power (outputs)_{MAY} = 30mW/Loaded Output pair

Total Power MAX (3.465V, with all outputs switching) = 200.97mW + 30mW = 230.97mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Δ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5° C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.231\text{W} * 90.5^{\circ}\text{C/W} = 106^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 8-pin TSSOP, Forced Convection

$\theta_{_{JA}}$ by Velocity (Meters per Second)

Multi-Layer PCB, JEDEC Standard Test Boards

101.7°C/W

1 90.5°C/W **2.5** 89.8°C/W


ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CCO MAX} - V_{OH MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

 $\label{pd_H} \mbox{Pd_H is power dissipation when the output drives high.}$

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{_{L}}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{_{L}}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

RELIABILITY INFORMATION

Table 7. $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$

 θ_{A} by Velocity (Linear Feet per Minute)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards

101.7°C/W 90.5°C/W

89.8°C/W

TRANSISTOR COUNT

The transistor count for ICS843071I is: 1732

ICS843071I
FEMTOCLOCKSTM CRYSTAL-TO- LVPECL
CLOCK GENERATOR

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters		
STWIBOL	Minimum	Maximum		
N	8			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
Е	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



ICS843071I

FEMTOCLOCKSTM CRYSTAL-TO- LVPECL CLOCK GENERATOR

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Package Shipping Packaging	
ICS843071AGI	3071A	8 Lead TSSOP	tube	-40°C to 85°C
ICS843071AGIT	3071A	8 Lead TSSOP	2500 tape & reel	-40°C to 85°C

The aforementioned trademarks, HiPerClocks™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.