

July 1988 Revised August 2000

100350

Low Power Hex D-Type Latch

General Description

The 100350 contains six D-type latches with true and complement outputs, a pair of common Enables $(\overline{E}_a \text{ and } \overline{E}_b),$ and a common Master Reset (MR). A Q output follows its D input when both \overline{E}_a and \overline{E}_b are LOW. When either \overline{E}_a or \overline{E}_b (or both) are HIGH, a latch stores the last valid data present on its D input before \overline{E}_a or \overline{E}_b went HIGH. The MR input overrides all other inputs and makes the Q outputs LOW. All inputs have 50 kQ pull-down resistors.

Features


- 20% power reduction of the 100150
- 2000V ESD protection
- Pin/function compatible with 100150
- Voltage compensated operating range = -4.2V to -5.7V

Ordering Code:


Order Number	Package Number	Package Description
100350PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100350QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square

Devises also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams



Pin Descriptions

Pin Names	Description
D ₀ -D ₅	Data Inputs
$\overline{E}_a, \overline{E}_b$	Common Enable Inputs (Active LOW)
MR	Asynchronous Master Reset Input
Q ₀ -Q ₅	Data Outputs
$\overline{Q}_0 - \overline{Q}_5$	Complementary Data Outputs



 $\mathrm{D_4}\ \mathrm{D_5}\ \mathrm{Q_5} \, \mathrm{V_{EES}} \, \bar{\mathrm{Q}}_5 \ \bar{\mathrm{Q}}_4 \ \mathrm{Q}_4$

Truth Tables

(Each Latch)

Latch Operation


	Inp	uts	Outputs			
D _n	E _a	E _b MR		Q _n		
L	L	L	L	L		
Н	L	L	L	Н		
Х	Н	Х	L	Latched (Note 1)		
Х	Х	Н	L	Latched (Note 1)		

Asynchronous Operation

	Inp	uts	Outputs				
D _n	E _a	E _b	Q _n				
Х	Х	Х	Н	L			

Note 1: Retains data present before $\overline{\mathsf{E}}$ positive transition

Logic Diagram



H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care

Absolute Maximum Ratings(Note 2)

Above which the useful life may be impaired.

Recommended Operating Conditions

Case Temperature (T_C) 0°C to +85°C Supply Voltage (V_{EE}) -5.7V to -4.2V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: ESD testing conforms to MIL-STD-883, Method 3015.

DC Electrical Characteristics (Note 4)

 $V_{EE} = -4.5 V$ to $-5.7 V,~V_{CC} = V_{CCA} = GND,~T_{C} = 0 ^{\circ} C$ to $+85 ^{\circ} C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} =V _{IH} (Max)	Loading with
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	IIIV	or V _{IL (Min)}	50Ω to $-2.0V$
V _{OHC}	Output HIGH Voltage	-1035				$V_{IN} = V_{IH (Min)}$	Loading with
V _{OLC}	Output LOW Voltage			-1610	IIIV	or V _{IL (Max)}	50Ω to $-2.0V$
V _{IH}	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
V _{IL}	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs	
I _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL (Min)}$	
I _{IH}	Input HIGH Current MR			240			
	D _n			240	μΑ	$V_{IN} = V_{IH (Max)}$	
	$\overline{E}_{a},\overline{E}_{b}$			240			
I _{EE}	Power Supply					Inputs Open	
	Current	-89		-44	mA	$V_{EE} = -4.2V \text{ to } -4.8V$	
		-93		-44		$V_{EE} = -4.2V \text{ to } -5.7V$	

Note 4: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions

DIP AC Electrical Characteristics

 $\rm V_{\mbox{\footnotesize EE}} = -4.2 \mbox{\footnotesize V}$ to $-5.7 \mbox{\footnotesize V}, \mbox{\footnotesize $V_{\mbox{\footnotesize CC}} = V_{\mbox{\footnotesize CCA}} = \mbox{\footnotesize GND}}$


Symbol	Parameter	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
	i arailletei	Min	Max	Min	Max	Min	Max	Oilles	Conditions
t _{PLH}	Propagation Delay								
t _{PHL}	D _n to Output	0.50	1.40	0.50	1.40	0.50	1.50	ns	
	(Transparent Mode)								Figures 1, 2
t _{PLH}	Propagation Delay	0.75	1.85	0.75	1.85	0.75	2.05	ns	
t _{PHL}	\overline{E}_a , \overline{E}_b to Output	0.73	1.00	0.75	1.05	0.73	2.03	113	
t _{PLH}	Propagation Delay	0.90	2.10	0.90	2.10	0.90	2.10	ns	Figures 1, 3
t _{PHL}	MR to Output	0.90	2.10	0.90	2.10	0.90	2.10	113	l igules i, s
t _{TLH}	Transition Time	0.35	1.30	0.35	1.30	0.35	1.30	ns	Figures 1, 2
t _{THL}	20% to 80%, 80% to 20%	0.00	1.00	0.00	1.00	0.00	1.00	110	riguico i, z
t _S	Setup Time								
	D ₀ -D ₅	1.00		1.00		1.00		ns	Figures 3, 4
	MR (Release Time)	1.60		1.60		1.60			
t _H	Hold Time, D ₀ -D ₅	0.40		0.40		0.40		ns	Figure 4
t _{PW} (L)	Pulse Width LOW	2.00		2.00		2.00		ns	Figure 2
	\overline{E}_a , \overline{E}_b	2.00		2.00		2.00		113	i iguio 2
t _{PW} (H)	Pulse Width HIGH, MR	2.00		2.00		2.00	•	ns	Figure 3

PLCC AC Electrical Characteristics

 $\rm V_{EE} = -4.2V$ to $-5.7V,~V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T _C =	$T_C = 0^{\circ}C$		T _C = +25°C		T _C = +85°C		Conditions
		Min	Max	Min	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay								
t_{PHL}	D _n to Output	0.50	1.20	0.50	1.20	0.50	1.30	ns	
	(Transparent Mode)								Figures 1, 2
t _{PLH}	Propagation Delay	0.75	1.65	0.75	1.65	0.75	1.85	ns	
t_{PHL}	\overline{E}_a , \overline{E}_b to Output	0.73	1.03	0.73	1.03	0.73	1.00	115	
t _{PLH}	Propagation Delay	0.90	1.90	0.90	1.90	0.90	1.90	ns	Figures 1, 3
t_{PHL}	MR to Output	0.30	1.50	0.50	1.50	0.30	1.50	113	1 194100 1, 0
t _{TLH}	Transition Time	0.35	1.10	0.35	1.10	0.35	1.10	ns	Figures 1, 2
t_{THL}	20% to 80%, 80% to 20%	0.55	1.10	0.55	1.10	0.55	1.10	113	rigures 1, 2
t _S	Setup Time								
	D ₀ –D ₅	0.90		0.90		0.90		ns	Figures 3, 4
	MR (Release Time)	1.50		1.50		1.50			
t _H	Hold Time, D ₀ –D ₅	0.30		0.30		0.30		ns	Figure 4
t _{PW} (L)	Pulse Width LOW	2.00		2.00		2.00		ns	Figure 2
	$\overline{E}_a, \overline{E}_b$	2.00		2.00		2.00		115	i iguie z
t _{PW} (H)	Pulse Width HIGH, MR	2.00		2.00		2.00		ns	Figure 3


Test Circuit




Note:


- $\bullet \quad \text{V}_{\text{CC}}, \, \text{V}_{\text{CCA}} = +2 \text{V}, \, \text{V}_{\text{EE}} = -2.5 \text{V}$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50Ω to GND
- $\bullet \quad \ C_L = \text{Fixture and stray capacitance} \leq 3 \text{ pF}$

FIGURE 1. AC Test Circuit





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com