

November 1999 Revised March 2002

### 74VCXH16244

# Low Voltage 16-Bit Buffer/Line Driver with Bushold

#### **General Description**

The VCXH16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The VCXH16244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH16244 is designed for low voltage (1.4V to 3.6V) V<sub>CC</sub> applications with output capability up to 3.6V.

The 74VCXH16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- $\blacksquare$  1.4V to 3.6V  $V_{CC}$  supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminating the need for external pull-up/pull-down resistors

2.5 ns max for 3.0V to 3.6V  $V_{CC}$ 

- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - ±24 mA @ 3.0V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V

■ Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)


#### **Ordering Code:**

Order Number	Package Number	Package Description
74VCXH16244GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74VCXH16244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: BGA package available in Tape and Reel only.


Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**




## **Connection Diagrams**

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)

## **Pin Descriptions**

Pin Names	Description
$\overline{OE}_n$	Output Enable Input (Active LOW)
I <sub>0</sub> –I <sub>15</sub>	Bushold Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	OE <sub>2</sub>	NC	I <sub>0</sub>
В	O <sub>2</sub>	O <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>3</sub>	I <sub>4</sub>
D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
E	O <sub>8</sub>	O <sub>7</sub>	GND	GND	I <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	l <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
Н	O <sub>14</sub>	O <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	O <sub>15</sub>	NC	OE <sub>4</sub>	$\overline{OE}_3$	NC	I <sub>15</sub>

#### **Truth Tables**

Inputs		Outputs
OE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	O <sub>0</sub> -O <sub>3</sub>
L	L	L
L	Н	н
н	X	Z

Inp	outs	Outputs
ŌE <sub>2</sub>	I <sub>4</sub> -I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	L	L
L	Н	Н
Н	X	Z

Inp	outs	Outputs
OE <sub>3</sub>	I <sub>8</sub> -I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
ŌE₄	I <sub>12</sub> -I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
L	L	L
L	Н	Н
н	Χ	Z


H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

## **Functional Description**

The 74VCXH16244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE out-

puts are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

#### **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 3)

Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage (V<sub>I</sub>) -0.5V to +4.6V Output Voltage (V<sub>O</sub>) Outputs 3-STATED -0.5V to +4.6V

Outputs Active (Note 4) -0.5V to  $V_{CC}$  +0.5V DC Input Diode Current ( $I_{IK}$ )  $V_I < 0V$ -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} < 0V$ -50 mA  $V_{O} > V_{CC}$ +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$ ±50 mA DC V<sub>CC</sub> or GND Current per

Supply Pin ( $I_{CC}$  or GND)

±100 mA  $-65^{\circ}C$  to  $+150^{\circ}C$ Storage Temperature Range (T<sub>STG</sub>)

#### **Recommended Operating** Conditions (Note 5)

Power Supply

1.4V to 3.6V Operating Input Voltage -0.3V to +3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to V<sub>CC</sub> Output in 3-STATE 0.0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0V \text{ to } 3.6V$ ±24 mA

 $V_{CC} = 2.3V \text{ to } 2.7V$ ±18 mA  $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

 $V_{CC} = 1.4V \text{ to } 1.6V$ ±2 mA Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$ 10 ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: Floating or unused control inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 x V <sub>CC</sub>	V
			1.4 - 1.6		0.35 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		

# DC Electrical Characteristics (Continued)

Symbol	Paramete	r	Conditions	V <sub>CC</sub>	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage		I <sub>OL</sub> = 100 μA	2.7 - 3.6		0.2	
			I <sub>OL</sub> = 12 mA	2.7	i	0.4	
			I <sub>OL</sub> = 18 mA	3.0	i	0.4	
			I <sub>OL</sub> = 24 mA	3.0	•	0.55	
			I <sub>OL</sub> = 100 μA	2.3 - 2.7		0.2	İ
			I <sub>OL</sub> = 12 mA	2.3	i	0.4	V
			I <sub>OL</sub> = 18 mA	2.3	i	0.6	
			$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	İ
			I <sub>OL</sub> = 6 mA	1.65	•	0.3	-
			$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	İ
			I <sub>OL</sub> = 2 mA	1.4	•	0.35	
l <sub>l</sub>	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	1.4 - 3.6		±5.0	μΑ
I <sub>I(HOLD)</sub>	Bushold Input Minimum		V <sub>IN</sub> = 0.8V	3.0	75		
	Drive Hold Current		$V_{IN} = 2.0V$	3.0	-75		]
			$V_{IN} = 0.7V$	2.3	45		μА
			V <sub>IN</sub> = 1.6V	2.3	-45		μΛ
			$V_{IN} = 0.57V$	1.65	25		ĺ
			$V_{IN} = 1.07V$	1.65	-25		
I <sub>I(OD)</sub>	Bushold Input Over-Drive	,	(Note 6)	3.6	450		
	Current to Change State		(Note 7)	3.6	-450		
			(Note 6)	2.7	300		μА
			(Note 7)	2.7	-300		μΛ
			(Note 6)	1.95	200		ĺ
			(Note 7)	1.95	-200		
l <sub>oz</sub>	3-STATE Output Leakage		0 ≤ V <sub>O</sub> ≤ 3.6V	2.7 - 3.6		±10	μА
			$V_I = V_{IH}$ or $V_{IL}$	2.1 - 3.0	i	±10	μΛ
I <sub>OFF</sub>	Power-OFF Leakage Curren	t	0 ≤ (V <sub>O</sub> ) ≤ 3.6V	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.7 - 3.6		20	μΑ
			$V_{CC} \le (V_O) \le 3.6V \text{ (Note 8)}$	2.7 - 3.6		±20	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: Outputs disabled or 3-STATE only.

## **AC Electrical Characteristics** (Note 9)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Figure
Cymbol	i arameter	Conditions	(V)	Min	Max	Ullits	Number
t <sub>PHL</sub>	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	2.5		
t <sub>PLH</sub>			$2.5 \pm 0.2$	1.0	3.0		Figures 1, 2
			$1.8 \pm 0.15$	1.5	6.0	ns	,
		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	1.5 ± 0.1	1.0	12.0	F	Figures 5, 6
t <sub>PZL</sub>	Output Enable Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		ļ.
t <sub>PZH</sub>			$2.5 \pm 0.2$	1.0	4.1		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	8.2	ns	1,0,1
		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	1.5 ± 0.1	1.0	16.4		Figures 5, 7, 8
t <sub>PLZ</sub>	Output Disable Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		
t <sub>PHZ</sub>			$2.5 \pm 0.2$	1.0	3.8		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	6.8	ns	., -, .
		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	1.5 ± 0.1	1.0	13.6		Figures 5, 7, 8
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$		0.5		
t <sub>OSLH</sub>	(Note 10)		$2.5 \pm 0.2$		0.5	ns	
			$1.8 \pm 0.15$		0.75	115	
		$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$	1.5 ± 0.1		1.5		

Note 9: For  $C_L = 50_p F$ , add approximately 300 ps to the AC maximum specification.

Note 10: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (to\_ShL) or LOW-to-HIGH (to\_SLH).


## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = +25°C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

# Capacitance

Symbol	Parameter	Conditions	$\textbf{T}_{\pmb{A}} = +25^{\circ}\textbf{C}$	Units
Cynnbon	i arameter	Conditions	Typical	Onits
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

# AC Loading and Waveforms (V $_{CC}$ 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}$ , $t_{PLZ}$	6V at V $_{CC}=3.3\pm0.3V;$ V $_{CC}$ x 2 at V $_{CC}=2.5\pm0.2V;$ 1.8V $\pm0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>		
	$\textbf{3.3V} \pm \textbf{0.3V}$	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

# AC Loading and Waveforms (V $_{\text{CC}}$ 1.5 $\pm$ 0.1V)



$t_{PLH}, t_{PHL}$
$t_{PZH}, t_{PHZ}$
$t_{PZL}$ , $t_{PLZ}$

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{CC}$ x 2 at $V_{CC} = 1.5 \pm 0.1$ V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>	
<b>C</b> y <b>2</b> C.	1.5V ± 0.1V	
$V_{mi}$	V <sub>CC</sub> /2	
$V_{mo}$	V <sub>CC</sub> /2	
$V_X$	V <sub>OL</sub> + 0.1V	
$V_{Y}$	V <sub>OH</sub> – 0.1V	

### Physical Dimensions inches (millimeters) unless otherwise noted



#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- A. THIS PACKAGE CONFORMS TO JEDEC MU-205

  B. ALL DIMENSIONS IN MILLIMETERS


  C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)

  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS

  D. DRAWING CONFORMS TO ASME Y14.5M-1994

#### BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A
Preliminary



Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com