

# **FDD6612A**

# N-Channel, Logic Level, PowerTrench<sup>TM</sup> MOSFET

### **General Description**


This N-Channel Logic level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

## **Applications**


- DC/DC converter
- Motor drives

### **Features**

- 30 A, 30 V.  $R_{DS(on)} = 0.020~\Omega~$  @  $V_{GS} = 10~V$   $R_{DS(on)} = 0.028~\Omega~$  @  $V_{GS} = 4.5~V.$
- Low gate charge (9nC typical).
- Fast switching speed.
- High performance trench technology for extremely low R<sub>DS(on)</sub>.



TO-252



# Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		30	V	
V <sub>GSS</sub>	Gate-Source Voltage		±20	V	
I <sub>D</sub>	Drain Current - Continuous	(Note 1)	30	Α	
		(Note 1a)	9.5		
	Drain Current - Pulsed		60		
P <sub>D</sub>	Maximum Power Dissipation @ T <sub>C</sub> = 25°C	(Note 1)	36	W	
	$T_A = 25^{\circ}C$	(Note 1a)	2.8		
	$T_A = 25^{\circ}C$	(Note 1b)	1.3		
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperatur	e Range	-55 to +150	°C	

## **Thermal Characteristics**

R <sub>θJC</sub>	Thermal Resistance, Junction-to- Case	(Note 1)	3.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to- Ambient	(Note 1b)	96	°C/W


**Package Marking and Ordering Information** 

Device Marking	vice Marking Device		Tape width	Quantity	
FDD6612A	FDD6612A	13"	16mm	2500	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		•			•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
<u>A</u> BVdss ΔTJ	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> =250 <sub>Ll</sub> A,Referenced to 25°C		22		mV/∘C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 20V, V_{DS} = 0 V$			100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1	1.6	3	V
<u>A</u> VGS(th) ΛΤJ	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> =250 <sub>Ll</sub> A,Referenced to 25°C		-4.2		mV/∘C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 9.5 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 9.5 \text{A}, T_J = 125 ^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$		0.017 0.026 0.024	0.020 0.036 0.028	Ω
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	40			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_D = 9.5 \text{ A}$		22		S
Dynamic	: Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$		830		pF
Coss	Output Capacitance	f = 1.0 MHz		185		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			80		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_{D} = 1 \text{ A},$		6	12	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		10	18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1		18	29	ns
t <sub>f</sub>	Turn-Off Fall Time	1		5	12	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_{D} = 9.5 \text{ A},$		9	13	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = 5 V$ ,		2.8		nC
Q <sub>gd</sub>	Gate-Drain Charge			3.1		nC
Drain-So	ource Diode Characteristics	and Maximum Patings				
ls	Maximum Continuous Drain-Source				2.3	Α
$V_{SD}$	Drain-Source Diode	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.3 A (Note 2)	l	0.80	1.2	V

### Notes:


1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the drain tab.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2.0\%$ 

# **Typical Characteristics**



V<sub>DS</sub>, DRAIN-SOURCE VOLTAGE (V) Figure 1. On-Region Characteristics.



2.2

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.


Thermal characterization performed using the conditions described in Note 1b. Transient themal response will change depending on the circuit board design.


### TO-252 Tape and Reel Data and Package Dimensions FAIRCHILD SEMICONDUCTOR TM D-PAK (TO-252) Packaging Configuration: Figure 1.0 Packaging Description: To-252 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 2500 units per 13' or 330cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). This and some other options are further described in the Packaging Information table. Antistatic Cover Tape ESD Label These full reels are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped. Static Dissipative **Embossed Carrier Tape** F63TNR Label D-PAK (TO-252) Packaging Information Packaging Option D-PAK (TO-252) Unit Orientation Packaging type TNR Qty per Reel/Tube/Bag 2.500 Reel Size 13" Dia Box Dimension (mm) 359x359x57 5,000 Max qty per Box 359mm x 359mm x 57mm Weight per unit (gm) 0.300 Standard Intermediate box Weight per Reel(kg) 1.200 **ESD Label** F63TNR Label sample F63TNR Label D/C1: Z9942 D/C2: SPEC REV: CPN: QTY1: QTY2: TO-252 (D-PAK) Tape Leader and **Trailer Configuration:** Figure 2.0 $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ 0 0 0 0 Components Trailer Tape 640mm minimum or 1680mm minimum or

80 empty pockets

210 empty pockets








# User Direction of Feed

	Dimensions are in millimeter													
Pkg type	A0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
<b>TO252</b> (24mm)	6.90 +/-0.10	10.50 +/-0.10	16.0 +/-0.3	1.55 +/-0.05	1.5 +/-0.10	1.75 +/-0.10	14.25 min	7.50 +/-0.10	8.0 +/-0.1	4.0 +/-0.1	2.65 +/-0.10	0.30 +/-0.05	13.0 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation





Sketch B (Top View)
Component Rotation




Sketch C (Top View)
Component lateral movement

## D-PAK (TO-252) Reel Configuration: Figure 4.0





Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
164mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.646 +0.078/-0.000 16.4 +2/0	0.882 22.4	0.626 - 0.764 15.9 - 19.4



### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX™ FASTr™ QFET™ VCX™

Bottomless™ GlobalOptoisolator™ QS™

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E<sup>2</sup>CMOS<sup>TM</sup> MICROWIRE™ SuperSOT™-6 OPTOLOGIC™ EnSigna™ SuperSOT™-8 FACT™ OPTOPLANAR™ SyncFET™ POP™ FACT Quiet Series™ TinyLogic™

FAST® PowerTrench® UHC™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.