DATA SHEET:



### MB87032

# Two-Channel Electronic Volume Controller

The Fujitsu MB87032 is a highly efficient 2-channel electronic volume controller. It has been fabricated with the CMOS silicon gate process and is available in a 16-pin plastic DIP and a 24-pin plastic SOP. It enables the selection of volume or balance in loudness and tone control modes. The controller is ideal to use in TVs, VCRs, and car stereos.


- TTL interface enables microcomputer control
- Volume gain control range:
   0.dB to 78 dB every 1 dB step; (-80 dB in Mute mode)
- On-chip 2-channel volume control (L-channel and R-channel) for a balanced control mode
- Tone control in 13 steps (tap point = -20 dB) is achieved by using an external condenser and resistor
- · Loudness operation is possible from 0 dB
- Single supply voltage: +8 V
- · Package and ordering information:
  - 16-pin plastic DIP, order as MB87032P
  - 24-pin plastic SOP, order as MB87032PF


#### **ABSOLUTE MAXIMUM RATINGS**

			Pin No.		Value			
Parameter	Symbol	DIP	SOP	Min.	Тур.	Мах.	Unit	
Supply Voltage	$V_{DD}$	16	24	_		10	٧	
Input Voltage	V <sub>IN</sub>	All in	out pins	GND-0.3	-	V <sub>DD</sub> +0.3	٧	
Output Voltage	V <sub>OUT</sub>	All output pins		GND-0.3	_	V <sub>DD</sub> +0.3	٧	
Storage Temperature	T <sub>STG</sub>	_		-50	_	125	°C	


#### - Note -

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




# **PIN DESCRIPTIONS**

Pir	ı No.	Pin Name	I/O	Note	
DIP	FPT	1 11 1121110		Description	
1	1	AG	_	Ground for analog circuit	
2	2	L-IN1	.1	Analog input pins. These pins should be driven by a low impedance (100 $\Omega$ or less).	
15	23	R-IN1	-	Volume, loundness, and tone modes are selected depending on the	
3	4	L-IN2	_	value of $R_1$ , $R_2$ , $R_3$ , $C_1$ , $C_2$ , and $C_3$ (including open and short). Please see Figure 2, for an application example circuit.	
14	21	R-IN2	ı	_	
4	5	L-IN3	1	- + C <sub>1</sub> R <sub>1</sub>	L,R symmetrical
13	20	R-IN3	l	C <sub>2</sub> R <sub>2</sub> L/R-IN2 L/R-IN3 L/R-1/2-V <sub>DD</sub>	analog input
				Figure 2. Input Pins Connection Example	
5	6	L-1/2·V <sub>DD</sub>	0	One-half level of supply voltage is output.	
12	19	R-1/2·V <sub>DD</sub>	0		
6	8	L-OUT	0	Electric volume output pins. If the following state is low impedance, a step error will occur because these outputs are high imped-	L,R symmetrical analog output
11	17	R-OUT	0	ance. To avoid a step error the state following must be a high impedance of 1 $M\Omega$ or greater.	
7	11	DG	_	Ground for digital circuit.	
8	12	СК	ı	Clock signal input. Data is input from DATA pin by the falling edge of CK signal.	
9	13	DATA	ı	Data input for volume, tone, channel selection. Data consists of 28-bit data which is serially input by the falling edge of the CK signal.	TTL interface
10	14	cs	1	Strobe signal input. Control data is latched by the falling edge of CS signal. Unless the strobe signal is input, control data keeps its former condition. Please see Figure 6, timing chart.	Digital input
16	24	$V_{DD}$	-	Supply voltage, +8 V.	
_	3, 7 9, 10 15, 16 18, 22	NC	-	No connection.	

#### **FUNCTIONAL DESCRIPTIONS**

#### Data Format

28-bit input data consists of the channel selection data, volume/tone mode selection data, loudness mode selection data, volume step data or tone step data, and address data. Input data format is shown below.



#### **BIT DESCRIPTIONS**

Parameter	Bit	Description
СН	1,2	Input data determines which channel is activated. The first bit selects the L-channel and the second bit selects the R-channel. Both channels operate separately. When bits 1 and 2 are high level, data is written. When bits 1 and 2 are low level, the former data is latched. This data is used as right and left balance because R-channel and L-channel can operate independently.
V/T	3	This bit determines how the 28-bit data is used, as volume control data or as tone control data. When this bit is high level, the 28-bit data is used as volume control data. When this bit is low level, the 28-bit data is used as tone control data.
LOUD	4	Loudness mode selection input.  When this bit is high level, the loudness mode is selected.  When this bit is low level, loudness mode is not selected.
VOL/TONE STEP	5 to 25	Data input to the V/T bits, specify volume step data or tone step data. When in a volume mode, data to bits 5 to 20 specify the MAIN switch data, and data to bits 21 to 25 specify the FINE switch data. When in a tone mode, data to bits 5 to 17 specify the tone step data. (Bits 18 to 25 are ignored and can be set high or low.)
		The volume step is determined by the combination of MAIN and FINE. Only one arbitrary bit of the MAIN switch (bits 5 to 20) is allowed to be set to high level. Only one arbitrary bit of the FINE switch (bits 21 to 25) is allowed to set high level. No other combination is allowed. When in a tone mode, only one arbitrary bit of 13 bits (bits 5 to 17) is allowed to be set to high or all bits are set low. No other combination is allowed.


# **BIT DESCRIPTIONS (Continued)**

Parameter	Bit	Description
VOL/TONE STEP	5 to 25	5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 -5 -10 -15 -20 -25 -30 -35 -40 -45 -50 -55 -60 -65 -70 -75  MAIN SECTION  Serial data for volume mode (bits 5 to 25)  FINE SECTION
		5       6       7       8       9       10       11       12       13       14       15       16       17       18       19       20         S11       S12       S13       S14       S15       S16       S17       S18       S19       S20       S21       S22       S23
ADR	26 to 28	This data specifies the address bit. Fujitsu uses the address 0 0 1 as the address of MB87032 . If the address is set as 0, 0, 1, the 28-bit data are acceptable. If other addresses are set, the data will not be accepted.

# **VOLUME SECTION SPECIFICATION**

Parameter	Description
Step Number	Attenuation range of 0 to -78 dB every -1 dB step is selected by the combination of the MAIN and FINE sections. The MAIN section varies every -5 dB steps and the FINE section varies every -1 dB step.
– ∞ (Mute)	When volume is set to -79 dB, - ∞ the (Mute) mode is selected.
Volume structure	L/R-IN10  9k Ω  1.1k Ω  10k Ω  Fine  Figure 3.  Attenuation range of 0 to −20 dB; every −1 dB step is selected by 1  Attenuation range of −20 to −78 dB, −∞ dB; every −1 dB step is selected by the combination of MAIN and FINE.

### TONE SECTION/LOUDNESS SECTION SPECIFICATION



#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Pin No. Value					Unit
	- Cymison	DIP	FPT	Min	Тур	Max	
Supply Voltage	$V_{DD}$	16	24	6	8	10	V
Digital Input Voltage	V <sub>DI</sub>	8, 9, 10	12, 13, 14	0		V <sub>DD</sub>	V
Analog Input Voltage	V <sub>AI</sub>	2,15	2, 23	_	1	1.4	Vrms
Operating Temperature	TA	_	_	0	_	70	°C

### **DC CHARACTERISTICS**

( $V_{DD}$  = 8V  $\pm$  10%,  $T_A$  = 0 to 70°C unless otherwise noted.)

Parameter	Symbol	Pin	No.			Unit	
		DIP FPT Min Typ		Тур	Мах		
Reference Voltage	V <sub>REF</sub>	5,12	6, 19	1/2·V <sub>DD</sub> -10%	1/2·V <sub>DD</sub>	1/2·V <sub>DD</sub> +10%	٧
Supply Current*	I <sub>DD</sub>	16	24	_	6	7	mA
Digital Input High Voltage	V <sub>IH</sub>	8~10	12~14	2.4	_	V <sub>DD</sub>	V
Digital Input Low Voltage	V <sub>IL</sub>	8~10	12~14	0	_	0.4	٧

Note: \*V<sub>DD</sub> = 8V

#### **AC CHARACTERISTICS**

(V<sub>DD</sub> = 8V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C unless otherwise noted.)

Parameter	Symbol	Pir	ı No.	Condition	Value			Unit
r ai dilletei	Symbol	DIP	FPT	Condition	Min	Тур	Мах	Oilit
Analog Input Voltage	V <sub>AI</sub>	2,15	2, 23		-	1	-	Vrms
Analog Input Frequency	A <sub>f</sub>	2,15	2, 23		40	_	20000	Hz
Attenuation	-	6,11	8, 17	Referenced to 1/2·V <sub>DD</sub> pin	0	-	-78	dB
Attenuation at Mute mode	-	6,11	8, 17	0 dBV = 1Vrms	-	-	-80	dB
Attenuation Differential Error*	ΔATT	6,11	8, 17	Referenced to 1/2 V <sub>DD</sub> pin	<b>-</b> 0.5	_	0.5	dB
L-R Attenuation Differential Error	ΔLR	6,11	8, 17	Referenced to 1/2-V <sub>DD</sub> pin	-0.5	-	0.5	dB
Total Harmonic Distortion	THD	6,11	8, 17	Output = 100mVrms Attenuation = 0dB	-	0.01	0.05	%
Tone Total Resistance	R <sub>TONE</sub>	3,14	4, 21		6	10	14	kΩ
Volume Switch ON Resistance	_			T <sub>A</sub> = 25°C	-	300	500	Ω
Tone Switch ON Resistance	_			T <sub>A</sub> = 25°C	_	200	300	Ω

Note: \*Step error (1dB  $\pm$  0.5dB) when volume is changed  $\pm$ 1 step.

## **AC CHARACTERISTICS** (Continued)

(V<sub>DD</sub> = 8V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C unless otherwise noted.)


			Value		1 Imia	
Parameter	Symbol Min		Тур	Max	Unit	
Input Clock/Strobe Signal Pulse Width	tcw	300	-	-	ns	
Input Clock Signal Period	t <sub>CK</sub>	500	-	-	ns	
Input Storobe Signal Period	tcs	14500	-	-	ns	
Time Between CK(28) and CS	t <sub>SW1</sub>	500	-	-	ns	
Time Between CS and CK(1)	tsw2	500	-	-	ns	
Data Set-up Time	t <sub>SD</sub>	150	-	-	ns	
Data Hold Time	t <sub>HD</sub>	200	~	-	ns	
Rise Time	t <sub>r</sub>	-	-	50	ns	
Fall Time	t <sub>f</sub>	-	-	50	ns	


Note:

Serial 28-bit data is input by the falling edge of CK signal.

Serial 28-bit data is latched in internal latch by the falling edge of CS signal.


Access to the clock and data while CS signal is falling, is prohibited.






Mode	TONE S11 to S23	LOUD S2	R1	R2	R3	C1	C2	СЗ	Note
VOL. BAL.	OFF	OFF	Short	Open	Short	1μF	Open	Short	Volume, right and
VOL. BAL. LOUD	OFF	ОИ	Short	2.2kΩ	0.22kΩ	1μF	0.0047μF	0.22μF	left balance Volume, bal- ance,
VOL. BAL. TONE1	One arbitrary bit is set to ON	OFF	4.7kΩ	Short	Short	1μF	0.1μF	1μF	loudness Volume, bal- ance, TONE
VOL. BAL. TONE2	One arbitrary bit is set to ON	OFF	4.7kΩ	Short	Short	1μF	0.1μF	Short	Simple Hi Cu TONE


## TYPICAL CHARACTERISTICS CURVES




#### **PACKAGE DIMENSIONS**



## PACKAGE DIMENSIONS (Continued)





#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.