

DECEMBER. 2001
Ver 2.1

DATA SHEET


S1D2518X01
Preliminary



I²C BUS CONTROLLED R/G/B VIDEO AMPLIFIER

The S1D2518X01 is a high frequency video amplifier system with I²C bus control used in monitors.

It contains 3 matched R/G/B video amplifiers with OSD interface and provides flexible interfacing to I²C bus controlled adjustment systems.



FUNCTIONS

- I²C bus controlled 150MHz RGB video pre-amplifier for monitors
- The S1D2518X01 is a high frequency video amplifier system with OSD interface controlled by I²C bus.
- All controls and adjustments are digitally performed thanks to I²C bus.
: Contrast, brightness and DC output level of R/G/B signals common to the 3-channel and drive adjustment (sub contrast), cut-off control are separated for each channel.
- The S1D2518X01 is included video & OSD half tone function.
- The white balance adjustment is effective on brightness, video & OSD signals.
- The S1D2518X01 works for application using AC coupled CRT driver.
- In addition to beam current limitation (ABL), OSD intensity interface is possible with external pins.

ORDERING INFORMATION

Device	Package	Operating Temperature
S1D2518X01	30-SDIP-400	-25 to +75 °C

FEATURES

- 3-channel matched R/G/B Video Amplifier
- I²C BUS control items
 - Contrast control
 - Brightness control
 - SUB contrast control for each channel
 - OSD contrast control
 - Cut-off control for each channel
 - Brightness control for cut-off
 - Switch registers for SBLK, half tone, NSS (No Signal Switch: Blank video signal except OSD signal) and CPS (Clamp Pulse Input Polarity Selection).
- Built in clamp gate with anti OSD sagging
- Built in OSD Interface, OSD BLK
- Built in OSD Intensity Interface
- Built in ABL (Automatic Beam Limitation)
- Built in video input clamp, BRT clamp
- Built in video & OSD half tone function on OSD picture.
- 3-channel R/G/B video amplifier 150MHz @f-3dB
- TTL OSD inputs, 80MHz bandwidth
- Contrast control range: 38dB
- SUB contrast control range: 11dB
- OSD contrast control range: 38dB
- Capable of 7Vp-p output swing
- High speed OSD BLK
- Single DAC output

BLOCK DIAGRAM




Figure 1. Block Diagram

PIN CONFIGURATION




Figure 2. Pin Configuration

Table 1. Pin Configuration (continued)

Pin No	Symbol	I/O	Configuration
1	ROSD	I	Red OSD input
2	GOSD	I	Green OSD input
3	BOSD	I	Blue OSD input
4	VI/OSD_SW	I	Video or OSD switch
5	RIN	I	Red video input
6	VCC1	-	VCC (normal)
7	GND1	-	Ground1 (normal)
8	GIN	I	Green video input
9	VCC3	-	VCC (logic)
10	BIN	I	Blue video input
11	GND3	-	Ground (logic)
12	ABL	I	Automatic beam limit
13	SCL	I/O	Serial clock
14	SDA	I/O	Serial data
15	VDD	-	5V VDD
16	DAC OUT	O	DAC output
17	BCT	I	Blue cut off control
18	GCT	I	Green cut off control
19	RCT	I	Red cut off control
20	CLP	I	Clamp gate signal input
21	BLK	I	Blank gate signal input
22	BCLP	-	Blue clamp cap
23	BOUT	O	Blue video output
24	GND2	-	Ground2 (drive part)
25	VCC2	-	VCC (drive part)
26	GOUT	O	Green video output
27	GCLP	-	Green clamp cap
28	ROUT	O	Red video output
29	RCLP	-	Red clamp cap
30	INT	I	OSD intensity

PIN DESCRIPTION

Table 2. Pin Description





Pin No	Pin Name	Schematic	Description						
1 2 3	Red OSD input (ROSD) Green OSD input (GOSD) Blue OSD input (BOSD)		OSD input signals are in TTL level and will be connected to ground when switching to video input						
4	Video/OSD switch (VI/OSD_SW)		Video/OSD signal is switched by pin4 DC level PIN4 = "High", OSD input PIN4 = "Low", video input <table border="1" data-bbox="1085 774 1340 906"> <thead> <tr> <th>Pin4</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td>High</td> <td>OSD</td> </tr> <tr> <td>Low</td> <td>Video</td> </tr> </tbody> </table>	Pin4	Output	High	OSD	Low	Video
Pin4	Output								
High	OSD								
Low	Video								
5 8 10	Red video input (RIN) Green video input (GIN) Blue video input (BIN)		MAX input video signal is 1.2Vpp						
6	VCC1	-	Normal power supply (12V)						
7	GND1	-	Normal ground						
9	VCC3	-	Logic power supply						
11	GND3	-	Logic ground						
12	ABL		Auto beam limitation input (control range: 0.5 to 4.5V)						

Table 2. Pin Description (Continued)





Pin No	Pin Name	Schematic	Description
13	Serial clock input (SCL)		SCL for I ² C bus control
14	Serial data input (SDA)		SDA for I ² C bus control
15	VDD	-	Logic power supply (5V)
16	DAC OUT		8-bit DAC current output. The 8-bit DAC controls the sinking current amounts from 0 to 500uA. If you want a voltage output, you must use the pull-up resistor. This pin function is similar with pin 17, 18, 19.
17	Blue cut-off control (BCT)		Cut-off control output
18	Green cut-off control (GCT)		
19	Red cut-off control (RCT)		

Table 2. Pin Description (Continued)

Pin No	Pin Name	Schematic	Description						
20	Clamp gate input (CLP)		<p>The Video amp actives when clamp gate signal is in low/high TTL level.</p> <table border="1"> <thead> <tr> <th>CPS Bit</th> <th>CLP Signal</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Low</td> </tr> <tr> <td>1</td> <td>High</td> </tr> </tbody> </table> <p>Clamp gate min. pulse width : 0.2us, at fh: 50kHz</p>	CPS Bit	CLP Signal	0	Low	1	High
CPS Bit	CLP Signal								
0	Low								
1	High								
21	Blank gate input (BLK)		<p>The video amp blanks video signal when blank gate signal is the positive HFLB signal or positive TTL signal.</p>						
29	Red clamp cap (RCLP)		<p>The Brightness (pedestal) control is activated by charging and discharging of the external cap. (0.1μF) (During clamp gate)</p>						
27	Green clamp cap (GCLP)								
22	Blue clamp cap (BCLP)								
28	Red video output (ROUT)		<p>Video signal output</p>						
26	Green video output (GOUT)								
23	Blue video output (BOUT)								
24	GND2	-	Drive ground						
25	VCC2	-	Drive power supply (12V)						
30	OSD intensity input (INT)		<p>Active high (TTL level)</p> <table border="1"> <thead> <tr> <th>INT Input</th> <th>OSD Intensity</th> </tr> </thead> <tbody> <tr> <td>High</td> <td>ON</td> </tr> <tr> <td>Low</td> <td>OFF</td> </tr> </tbody> </table>	INT Input	OSD Intensity	High	ON	Low	OFF
INT Input	OSD Intensity								
High	ON								
Low	OFF								

ABSOLUTE MAXIMUM RATING (TA = 25 °C) (see 1)**Table 3. Absolute Maximum Rating**

No	Item	Symbol	Value			Unit
			Min	Typ	Max	
1	Maximum supply voltage	V _{CC1/2/3}	-	-	15	V
2	Operating temperature <small>(see 2)</small>	T _{opr}	-25	-	75	°C
3	Storage temperature	T _{stg}	-65	-	150	°C
4	Power dissipation	P _D	-	-	1.2	W
5	Logic part power supply	V _{DD}	-	-	6	V

RECOMMENDED OPERATIONS CONDITIONS**Table 4. Recommended Operations Conditions**

No	Item	Symbol	Value			Unit
			Min	Typ	Max	
1	Operating supply voltage	V _{CCOP}	11.4	12.0	12.6	V <small>(see 3)</small>
2	Operating supply voltage V _{DD}	V _{DDOP}	4.75	5.0	5.25	V

THERMAL & ESD PARAMETER**Table 5. Thermal & ESD Parameter**

No	Item	Symbol	Value			Unit
			Min	Typ	Max	
1	Thermal resistance (junction-ambient)	θ _{ja}	-	62	-	°C/W
2	Junction temperature	T _j	-	150	-	°C
3	Human body model (C = 100p, R = 1.5k)	HBM	±2	-	-	KV
4	Machine model (C = 200p, R = 0)	MM	±200	-	-	V
5	Charge device model	CDM	±800	-	-	V

ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

Ta = 25 °C, V_{CC1} = V_{CC2} = V_{CC3} = 12V, V_{DD} = 5V; Pin1, 2, 3, 4 = 0V; Pin20=4V; Pin30 = 0V; POR; unless otherwise stated

Table 6. DC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply current	I _{CC} ^(see 4)		50	65	80	mA
Maximum supply current	ICCmax	V _{CC1, 2, 3} = 15V	100	140	180	mA
Video input bias voltage	V _{bias}		1.6	1.9	2.2	V
Clamp gate low input voltage	V _{22L}	P ₂₀ = 4V → 0V	1.0	1.5	2.0	V
Clamp gate high input voltage	V _{22H}	P ₂₀ = 0V → 4V	1.0	1.5	2.0	V
Clamp gate low input current	I _{22L}		-8	-4	-	uA
Clamp gate high input current	I _{22H}	P ₂₀ = 12V	-	3	6	uA
Clamp cap charge current	I _{clamp+}	P _{22, 27, 29} = 4V	0.4	0.8	1.2	mA
Clamp cap discharge current	I _{clamp-}	P _{22, 27, 29} = 8V	-1.2	-0.8	-0.4	mA
Blank gate low input voltage	V _{23L}	P ₂₁ = 4V → 0V	0.6	0.7	-	V
Blank gate high input voltage	V _{23H}	P ₂₁ = 0V → 4V	0.6	0.7	-	V
Blank gate low input current	I _{23L}	P ₂₁ = 0V	-8	-4	-	uA
Blank gate high input current	I _{23H}	P ₂₁ = 12V	-	3	6	uA
BRT output voltage (POR)	V _{Opor}	P ₂₀ = S8 (pulse width 0.2us/38kHz)	0.3	0.6	0.9	V
Black level voltage channel difference	ΔV _{OBL} ^(see 5)		-	-	0.3	V
Clamp cap high voltage	V _{CLP}	V _{CC1, 2, 3} = 15V	8	10	12	V
Video output high voltage	V _{OH}	P ₂₀ = 4V	6.2	7.5	9	V
Video blank output voltage	V _{OB}		-	0.1	0.3	V
SCL high input current	I _{13H}		-	0.01	1	uA
SDA high input current	I _{14H}		-	0.01	1	uA
SCL/SDA low level input voltage	V _{busL}	OB: O/H, SCL/SDA signal high = 3.5V, low = 1.5V	-	-	1.5	V
SCL/SDA high level input voltage	V _{busH}		3.5	-	-	V
SCL/SDA input pin ref. voltage	V _{busR}	P _{13, 14} = open status	1.5	2.0	2.5	V
Video input resistance	V _{IDEOin}		10	100	-	kΩ
Spot killer voltage	V _{spot}	V _{CC1, 2, 3} = 12 → 9V	10.0	10.7	11.4	V
POR ext. cut-off output current	I _{ctXpo}		150	250	350	uA
Cut-off min. output voltage difference	ΔV _{cutmin}	ΔV _{cutmin} = V _{out} [07, 08, 09: 00H] - V _{out} [POR]	-0.6	-0.4	-0.2	V
Cut-off max. output voltage difference	ΔV _{cutmax}	ΔV _{cutmax} = V _{out} [07, 08, 09: FFH] - V _{out} [POR]	0.2	0.4	0.6	V

Table 6. DC Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Ext. cut-off output current range	ΔI_{ctx}	$P_{17, 18, 19} = 5V$, $\Delta I_{ctx} = P18's I [07, 08, 09: FFH] - P18's I [07, 08, 09: 00H]$	330	480	630	μA
Cut-off BRT output current range	ΔI_{ctbrt}	$P_{17, 18, 19} = 5V$, $\Delta I_{ctbrt} = P18's I [06:FFH] - P18's I [06:00H]$	130	200	330	μA
Ext. cut-off offset output current1	I_{cs1}	$P_{17, 18, 19} = 5V$, 06 - 09: 00H, CS1 bit = 1	100	140	180	μA
Ext. cut-off offset output current2	I_{cs2}	$P_{17, 18, 19} = 5V$, 06 - 09: 00H, CS2 bit = 1	160	240	320	μA
Video soft blank output voltage	VOsoft	SBLK bit = 1	-	0.1	0.3	V
Wrong slave address det.	WSADDR	when wrong slave address is inputted you must measure voltage.	-	0.1	0.3	V
Blank polarity selector voltage	VBPS	BPS bit = 1	-	0.1	0.2	V
Clamp polarity selector voltage	VCPS	CPS bit = 1	0.9	1.4	1.9	V
Video brightness low output voltage	VOBL	01: 00H	0.3	0.6	0.9	V
Video output worst low output	VLOW		-0.2	-	0.2	V
Video brightness high output voltage	VOBH	01: 1FH	1.3	1.8	2.3	V
Max. output voltage	V_{max}		6.5	8.0	9.5	V

AC ELECTRICAL CHARACTERISTICS

T_a = 25 °C, V_{CC1} = V_{CC2} = V_{CC3} = 12V, V_{DD} = 5V; Pin1, 2, 3, 4 = 0V; Pin5, 8, 10 = S1; Pin21 = 4V; Pin20 = S8; Pin30 = 0V; POR.

V_{in} = 0.56V_{pp} manually adjust video output pins 23, 26 and 28 to 4V DC for the AC test (see 11) unless otherwise stated (see 12)

Table 7. AC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Video bandwidth (see 7,8)	f -3dB	P _{5, 8, 10} = S2, 00, 02, 03, 04 = FFH When P ₂₀ = 0V, you must measure clamp cap pin voltage. Then P ₂₀ = 4V, P ₈ = 2.2V, clamp cap pin = above measurement voltage.	150		-	MHz
Video amp gain	AVmax	P ₂₀ = S8 (low: 0.5V, high: 3V) 00, 02, 03, 04 = FFH	16	18	20	dB
Max. gain channel difference	ΔAVmax (see 6,7)	AVmax = 20log (Vout / Vin) ΔAVmax = 20log (Voutch1 / Voutch2)	-	-	1	dB
Low gain channel difference	ΔAVlow (see 6,7)	P ₂₀ = S8 (low: 0.5V, high: 3V), 00 = 40H, 02, 03, 04 = FFH ΔAVlow = 20log (Voutch1 / Voutch2)	-	-	1	dB
Sub drive ctrl max-center	AVDmax	AVDmax = 20log (Vout [02, 03, 04: 80H] / Vout [02, 03, 04: FFH])	-6	-4	-2	dB
Sub drive ctrl min-center	AVDmin	AVDmin = 20log (Vout [02, 03, 04: 00H] / Vout [02, 03, 04: 80H])	-10.5	-7.5	-4.5	dB
Contrast ctrl max-center	AVCmax	AVCmax = 20log (Vout [02, 03, 04: 80H] / Vout [02, 03, 04: FFH])	-6.5	-4.5	-2.5	dB
Contrast ctrl min-center	AVCmin	AVCmin = 20log (Vout [00:00H] / Vout [00, 02, 03, 04: 80H])	-	-	-35	dB
ABL control range	ΔABL	00, 02, 03, 04 = FFH, ΔABL = 20log (Vlow [P12 = 0.5V] / Vmax [P12 = 5V])	-13	-10	-7	dB
Video amp THD	THD	P _{5, 8, 10} = S5, P ₂₀ = 4V, P _{22, 27, 29} = Var.	-	1	5	%
Video rising time (see 7)	tr	P _{5, 8, 10} = S6, Pedestal Level = over 1V.	-	-	2.7	nS
Video falling time (see 7)	tf	Decreasing the output load resistor makes the rise/fall time faster.	-	-	2.7	nS
Blank output rising time (see 7)	trBlank	P ₂₀ = 0V, P ₂₁ = S7	-	-	10	nS
Blank output falling time (see 7)	tfBlank		-	-	10	nS
Blank rising prop. delay	trBlankPr		-	25	35	nS
Blank falling prop. delay	tfBlankPr		-	15	25	nS
Video output channel crosstalk 10kHz	CT_10K (see 9)		P ₅ = S3, P ₂₀ = 4V, 00, 02, 03, 04: FFH	-	-	-45
Video output channel crosstalk 10MHz	CT_10M (see 7,9)	When P ₂₀ = 0V, you must measure clamp cap pin voltage. Then P ₂₀ = 4V, video input pin = 2.2V DC bias, clamp cap pin = above measurement voltage CT-10K = 20log (Voutch2 / Voutch2 [AVmax Vout])	-	-	-35	dB

OSD ELECTRICAL CHARACTERISTICS

T_a = 25 °C, V_{CC1} = V_{CC2} = V_{CC3} = 12V, V_{DD} = 5V;

Pin1, 2, 3, 4 = 4V; Pin21 = 4V; Pin12, 20, 30 = 0V; POR; unless otherwise stated

Table 8. OSD Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OSD low input voltage	V _{OSDL}	P ₄ = S7, P _{1, 2, 3} = 4V → 0V	2.0	2.5	3.0	V
OSD high input voltage	V _{OSDH}	P ₄ = S7, P _{1, 2, 3} = 0V → 4V	2.0	2.5	3.0	V
OSD select low input voltage	V _{osdsL}	P ₄ = S7 (S7's level 5Vpp → 0Vpp)	2.0	2.5	3.0	V
OSD select high input voltage	V _{osdsH}	P ₄ = S7 (S7's level 0Vpp → 5Vpp)	2.0	2.5	3.0	V
OSD Max. output voltage	V _{osd}	P _{1, 2, 3} = 3V, P ₄ = S7, 05: FFH	3	4	5	V _{PP}
OSD Max. gain channel difference	ΔV _{osd}	P _{1, 2, 3} = 3V, P ₄ = S7, 05: FFH, ΔV _{osd} = V _{osdch1} - V _{osdch2}	-	-	500	mVpp
OSD attenuation	V _{osdatt}	P _{1, 2, 3} = 3V, P ₄ = S7, V _{osdatt} = V _{osd} [05:80H] / V _{osd} [05:FFH] × 100	30	50	70	%
OSD center output voltage	V _{osdc}	P _{1, 2, 3} = 3V, P ₄ = S7, 05: 80H	1.7	2.4	3.1	Vpp
OSD center gain channel difference	ΔV _{osdC}	P _{1, 2, 3} = 3V, P ₄ = S7, ΔV _{osdL} = V _{osdch1} [05:80H] - V _{osdch2} [05:80H]	-	-	300	mVpp
Video/OSD switch time	t _r (OSD-s)	P ₄ = S7, P ₂₀ = S8	-	-	10	nS
OSD/video switch time	t _f (OSD-s)		-	-	10	nS
Video/OSD prop. delay	t _{r-prop} (OSD-s)		-	5	15	nS
OSD/video prop. delay	t _{f-prop} (OSD-s)		-	10	20	nS
OSD rising time	t _{rOSD}	P _{1, 2, 3} = S7, P _{4, 20} = S8	-	-	3.5	nS
OSD falling time	t _{fOSD}		-	-	3.5	nS
OSD rising prop. delay	t _{r-prop}		-	5	15	nS
OSD falling prop. delay	t _{f-prop}		-	5	15	nS
Video/OSD 10MHz crosstalk	CTVi/OSD-10M	P _{1, 2, 3} = none, P _{5, 8, 10} = S4, P ₂₀ = S8 (00, 02, 03, 04, 05: FFH) CTVi/OSD-10M = 20log (V _{out} [P ₄ = S8] / V _{out} [P ₄ = 0V])	-	-	-35	dB
R OSD HT attenuation (white)	VHTwhiteR	P _{1, 2, 3} = 4V, P ₄ = S7, P ₂₀ = S8, 05: FFH VHTwhite = V _{out} [04:48H] / V _{out} [04:00H] × 100	30	50	70	%
G OSD HT attenuation (white)	VHTwhiteG		30	50	70	%
B OSD HT attenuation (white)	VHTwhiteB		30	50	70	%
OSD intensity attenuation	Vintatt	P ₄ = S7, P ₂₀ = S8, 05: FFH, 0B:EOH Vintatt = V _{out} [P ₃₀ = 0V] / V _{out} [P ₃₀ = 3V] × 100	30	50	70	%
OSD Min. output voltage	V _{osdM}	P ₄ = S7, P ₂₀ = S8, 05: 00H, V _{CC1, 2} : 15V V ₁ = 4V, P _{2, 3} = 0V, P ₄ = S7, P ₂₀ = S8 (00, 02, 03, 04, 05: FFH)	-	-	0.2	Vpp
OSD output channel crosstalk	V _{OSDCT}		-	-	0.3	Vpp

I²C BUS RECOMMENDED OPERATING CONDITIONS

Table 9. I²C BUS Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Input high level voltage	V _{inH}	3.0	-	-	V
Input low level voltage	V _{inL}	-	-	1.5	V
SCL clock frequency	f _{SCL}	-	-	200	kHz
Hold time before a new transmission can start	t _{BUF}	1.3	-	-	μS
Hold time for start condition	t _{HDS}	0.6	-	-	μS
Set-up time for stop conditions	t _{SUP}	0.6	-	-	μS
The low period of SCL	t _{LOW}	1.3	-	-	μS
The high period of SCL	t _{HIGH}	0.6	-	-	μS
Hold time data	t _{HDAT}	0.3	-	-	μS
Set-up time data	t _{SUPDAT}	0.25	-	-	μS
Rise time of SCL	t _R	-	-	1.0	μS
Fall time of SCL	t _F	-	-	3.0	μS

I²C BUS TIMING REQUIREMENT




Figure 3. I²C BUS Timing Requirement

NOTES:

1. Absolute maximum rating indicates the limit beyond which damage to the device may occur.
2. Operating ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the electrical characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
3. VCC supply pins 6, and 25 must be externally wired together to prevent internal damage during VCC power on/off cycles.
4. The supply current specified is the quiescent current for VCC1/VCC2 and VCC3 with $R_L = \infty$. The supply current for VCC2 (pin 25) also depends on the output load.
5. Output voltage is dependent on load resistor. Test circuit uses $R_L = 390\Omega$
6. Measure gain difference between any two amplifiers $V_{in} = 560mV_{pp}$.
7. When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video amplifier 10MHz isolation test also requires this printed circuit board. The reason for a double sided full ground plane PCB is that large measurement variations occur in single sided PCBs.
8. Adjust input frequency from 10MHz (AV max reference level) to the -3dB frequency (f -3dB).
9. Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at $f_{in} = 10MHz$ for Iso_10MHz.
10. A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15kHz. This limit is guaranteed by design. if a lower line rate is used a longer clamp pulse may be required.
11. During the AC test the 4V DC level is the center voltage of the AC output signal. For example. If the output is 4Vpp the signal will swing between 2V DC and 6V DC.
12. These parameters are not tested on each product which is controlled by an internal qualification procedure.

TEST SIGNAL FORMAT

Table 1. Test Signal Format






Signal Name	Input Signal Format	Signal Description
S1		<p>Video gain measurement</p> <p>Video = 1MHz/0.056Vpp (Half-Tone: 5MHz)</p> <p>Sync = 50kHz</p>
S2		<p>Video bandwidth measurement</p> <p>Video = 1 - 150MHz/ 0.56Vpp</p>
S3		<p>Cresstalk (10kHz) measurement</p> <p>Video = 10kHz/0.56Vpp</p>
S4		<p>Cresstalk (10MHz) measurement</p> <p>Video = 10MHz/0.56Vpp</p>
S5		<p>THD measurement</p> <p>Video = 19kHz/0.56Vpp</p>

Table 1. Input Signal Formal (Continued)

Signal Name	Input Signal Formal	Signal Description
S6		Video Tr/Tf measurement Video = 200kHz/0.7Vpp (Duty = 50%)
S7		OSD gain, OSD Tr/Tf, propagation delay measurement OSD S/W input OSD = 200kHz/5Vpp (Duty = 50%)
S8		Clamp gate input Clamp = 50kHz (5Vpp) (Half-Tone: 200kHz) tsync = 0.2µS

- S1, S6, S7 signal's low level must be synchronized with the S8 signal's sync. term.
- The input signal level uses the IC pin as reference

FUNCTIONAL DESCRIPTION

OSD INTENSITY INPUT (ACTIVE: HIGH)

This input pin is used to indicate the OSD color intensity. Thus, 15 color selection is achievable by combining this intensity pin input with R/G/B OSD input. If you do not want OSD intensity function, you have to connect this pin to ground. If this pin is in high state (normally 5V), the level of OSD output will be attenuated to 50% of original OSD output. The family of samsung OSD IC supports the OSD intensity output function.

OSD INPUTS

The S1D2518X01 includes all the circuitry necessary to mix OSD signals into the R/G/B video signal. You need 4 pins for function. (R/G/B OSD, OSD blanking)

DATA TRANSFER

All bytes are sent MSB (Most Significant Bit) bit first and the write data transfer is closed by a stop. The MCU can write data into the S1D2518X01 registers. To do that, after a start, the MCU must send:

- The I²C address slave byte with a low level for R/W bit (bit1)
- The byte of the internal register address where the MCU wants to write data (sub address)
- The data
- Stop


Serial Interface

The 2-wires serial interface is an I²C bus interface.

The slave address of the S1D2518X01 is DC (hexadecimal)


Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1
1	1	0	1	1	1	0	0 (W)

I²C Bus Write Operation: A complete data transfer




Data Transfer Format

- 1Byte Data Transfer




- Multi Data Transfer



- Automatic Increment

The automatic increment feature of the sub address enables a quick slave receiver initialization within one transmission, by the I²C bus controller




SUB ADDRESS ALLOCATION MAP (SLAVE ADDRESS: DCH)

Sub Address (Hex)	Function								DAC Bits	Int. Value (Hex)
	D7	D6	D5	D4	D3	D2	D1	D0		
00H	Contrast control								8 bits	80H
01H	SBLK	CS2	CS1	Brightness control (3-ch)					8 bits	00H
02H	SUB contrast control (R)								8 bits	80H
03H	SUB contrast control (G)								8 bits	80H
04H	SUB contrast control (B)								8 bits	80H
05H	OSD contrast control				-	-	-	-	4 bits	80H
06H	Cut-off brightness control								8 bits	80H
07H	Cut-off control (R)								8 bits	80H
08H	Cut-off control (G)								8 bits	80H
09H	Cut-off control (B)								8 bits	80H
0AH	DAC								8 bits	80H
0BH	T3	T2	T1	NSS	CPS	IS2	IS1	HT	-	E0H

- SBLK: Soft blanking switch (1: on, 0: off)
- CPS: Clamping input polarity selection (1: pos., 0: neg.)
- NSS: No Signal Switch (1: on., 0: off.)
If this bit is set to '1', this bit blanks the video signal except OSD signal
- HT: Video & OSD half tone (1: on, 0: off)
- CS1/2: Extended cut-off brightness offset current control data bits (CS1 = 90uA/CS2 = 170uA)
- IS2/IS1: OSD intensity mode switch

IS2	IS1	Mode
0	0	R/G/B color intensity
0	1	G/B color intensity
1	0	R/B color intensity
1	1	R/G color intensity



REGISTER DESCRIPTION**Contrast Adjustment (8 bits)**

The contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers through the I²C bus interface.

The contrast adjustment allows you to cover a typical range of 38dB.

OSD Contrast Adjustment (4 bits)

The OSD contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers through the I²C bus interface.

The OSD contrast adjustment allows you to cover a typical range of 38dB.

Brightness Adjustment (5 bits)

The brightness adjustment controls to add the same black level (pedestal) to the 3-channel /R/G/B signals after contrast amplifier by I²C bus.

Cut-Off Brightness Adjustments (8 bits)

The cut-off brightness adjustment is made by simultaneously controlling the external cut-off current.

SUB Contrast Adjustment (8 bits × 3)

The SUB contrast adjustment allows to cover a typical range of 12dB.

Cut-Off Adjustments (8 bits × 3)

These adjustments are used to adjust the white balance, and the gain of each channel is controlled by I²C bus.

Contrast Register (SUB ADRS: 00H) (Vin = 0.56Vpp, bright: 00H, sub: FFH)

Hex	Bits								Contrast (Vpp)	Gain (dB)	Int. Value (Hex)
	B7	B6	B5	B4	B3	B2	B1	B0			
00	0	0	0	0	0	0	0	0	0	-35.0	
80	1	0	0	0	0	0	0	0	2.1	11.5	0
FF	1	1	1	1	1	1	1	1	4.2	17.5	
Increment/bit									0.0164		

Brightness Register (3-ch) (sub adrs: 01H) (cont: 80H, sub: 80H)

Hex	Bits					Brightness (V)	Int. Value (Hex)
	B4	B3	B2	B1	B0		
00	0	0	0	0	0	0.6	0
1F	1	1	1	1	1	1.8	
Increment/bit						0.038	

SUB Contrast Register (3-ch) (sub adrs: 02/03/04H) (Vin = 0.56Vpp, bright: 00H, cont: FFH)

Hex	Bits								Sub Contrast (Vpp)	Gain (dB)	Int. Value (Hex)
	B7	B6	B5	B4	B3	B2	B1	B0			
00	0	0	0	0	0	0	0	0	1.33	7.5	
80	1	0	0	0	0	0	0	0	2.65	13.5	0
FF	1	1	1	1	1	1	1	1	4.2	17.5	
Increment/bit									0.0123		

OSD Contrast Register (sub adrs: 05H) (VOSD = TTL, bright: 00H, sub: FFH)

Hex	Bits								OSD Contrast (Vpp)	Gain (dB)	Int. Value (Hex)
	B7	B6	B5	B4	B3	B2	B1	B0			
00	0	0	0	0	-	-	-	-	0	-	
80	1	0	0	0	-	-	-	-	2.4	-	0
FF	1	1	1	1	-	-	-	-	4.0	-	
Increment/bit									0.25		

Cut-Off Brightness Register (3-ch) (sub adrs: 06H)

Hex	Bits								Cut-Off Brightness (uA)	Int. Value (Hex)
	B7	B6	B5	B4	B3	B2	B1	B0		
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	100	0
FF	1	1	1	1	1	1	1	1	200	
Increment/bit									0.781	

Cut-Off Register (3-ch) (sub adrs: 07/08/09H)

Hex	Bits								Cut-Off EXT (uA)	Int. Value (Hex)
	B7	B6	B5	B4	B3	B2	B1	B0		
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	250	0
FF	1	1	1	1	1	1	1	1	500	
Increment/bit									1.953	

DAC Register (sub adrs: 0AH)

Hex	Bits								DAC OUT (uA)	Int. Value (Hex)
	B7	B6	B5	B4	B3	B2	B1	B0		
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	250	0
FF	1	1	1	1	1	1	1	1	500	
Increment/bit									1.953	

APPLICATION POINT

12V Power Routing

Because S1D2518X01 is a wideband AMP of above 150MHz, 12V power significantly affects the video characteristics. The effects from the inductance and capacitance are different for each board, and , therefore, some tuning is required to obtain the optimum performance. The output power, VCC2, must be separated from VCC1 using a bead or a coil, which is parallel-connected to the damping resistor. In the case of using a coil , the appropriate coil value is between 0.1uH to 100uH. Parallel-connected a variable resistor to the coil and control its resistance to obtain the optimum video waveform.

(Bead use: Refer to Application Circuit)

(Moreover, bead can be replaced using a coil and variable resistor to obtain the optimum video waveform.)

VCC1 12V Power

Use a 104 capacitor and large capacitor for the power filter capacitor.

12V Output Stage Power VCC2

Do not use the power filter capacitor or use a capacitor smaller than 22pF, because it is an important factor of video oscillation. The coil, resistor and by-pass capacitor for 27 pin B+ must be placed as close as possible to the Vcc2 pin.

Output Stage GND2

Care must be taken during routing because it ,as an AMP output stage GND, is an important factor of video oscillation. R/G/B clamp cap and R/G/B load resistor must be placed as close as possible to the GND2 pin. GND2 must be arranged so that it has the minimum GND loop.

R/G/B Clamp Capacitor

Use the 104 capacitor for normal R/G/B clamps.

During the clamp signal's input period, the clamp stage compares the video output's pedestal level and the level adjusted by sub address 01. If an error is detected, current is charged/discharged to the clamp capacitor, so that the video output pedestal level is set to the adjusted level.

The current charged/discharged to the clamp cap is about 750uA. The capacitor value is very important.

If the R/G/B clamp cap's charge current is different for each channel, the screen can first appear to be red or blue, then later become normal when you turn the power on. In that case, it is best to change the clamp cap value to adjust the charge/discharge time.

DC Coupling Capacitor

Select the video input DC coupling cap with sagging in mind.

Select from between 10uF and 0.1uF.

Clamp Pulse

The clamp pulse receives its input from the U-Processor and needs a minimum pulse width of 200ns. An active low signal with a pulse width of 500 to 700ns is recommended. But you can change the clamp pulse polarity using CPS bit.

If the clamp signal is high during mode change, gm2's clamp operation does not occur. A charge or discharge occurs in the output clamp cap, caused by the transistor's leakage component. This results in a change in the clamp cap's voltage, which can influence the brightness of the screen. Therefore, it is best to supply a low level clamp signal or a pseudo clamp signal during a transient period like that of mode change.

Cut-Off Control and Cut-off Brightness Control (RCT, GCT, and BCT pins Applications)

This feature, which is an external application for most other products, is built into the IC in S1D2518X. It controls the CRT bias voltage of each R/G/B channel to adjust the raster white balance. Also set brightness can be controlled through the same pins. If the set brightness control is not done at G1, the cut-off brightness control is very useful. Three DACs are needed.





Figure 4. Internal Diagram

It is basically configured as a current mirror.

Cut-off range control through an external pin is decided by the current sinking amount at the RCT/GCT/BCT pins.

Total external cut-off current range



IBRT is the cut-off brightness current which simultaneously controls 3 channels. Its range is 0 – 200uA.

ICS is an offset current which simultaneously controls 3 channels through the combination of 2-bit. Its range is 0, 90, 170, and 260uA.

ICT is a cut-off control which can control from 0 – 500uA per channel.

ICT and ICS currents are used in white balance adjustment.

IBRT and ICS currents are used when controlling brightness in the set.

$$ICTX = ICT + ICS + IBRT$$

$$(0 - 500\mu A) + (0 - 260\mu A) + (0 - 200\mu A) \Rightarrow (0 - 960\mu A)$$

– R.G.B Cut-off control (Raster white balance control)

Maximum control current by cut-off register (8 bits): 500μA

1-bit control current: 1.96μA

When you use 75V – 80V for cut-off stage V_{cc}, CS2, CS1 bit status of S1D2518X should be selected by 0.

If these data selects 1, the offset current of the cut-off control will be increased to 260μA. Therefore, these data (CS2, CS1) need to be set to 0.

But if V_{cc} for the cut-off stage increases to something like 220V, you need to change the data to 1 by the set status.

– Cut-off Brightness Control (Set brightness control)

This function is to adjust the brightness. It is composed of 8 bits.

Sub address is 06.

Maximum control current is 200μA (0.78μA/1bit).

By adjusting this sub address, you can handle the set brightness. This adjustment simultaneously moves one point of the cut-off DC to R/G/B





Figure 5. Outside Application Circuit

R/G/B cut-off control and cut-off brightness control are carried out through the same route. The amount of the voltage drop is the product of the sinking current amount of S1D2518X's pin17 and the R1 value. Therefore, the B point's voltage is $80V - (\text{sinking current} \times R1) + 2V_{be}$. If the value of R1 is large, the Resolution quality is lessened, but the voltage control range is increased. Since the routes of the cut-off control current and the cut-off brightness control current are the same, the sinking current amount and R1 value should be adjusted for appropriate values to the set's specifications.

– Cut-off and Set Brightness Control Method


You can use two methods for cut-off and set brightness control. The RCT, GCT and BCT pins are composed of open collector type. The pin configuration is like that.




The first method is using current DAC configuration.

In this method, sunk current amounts decide cut-off voltage. You used 75V, 75kΩ and 500uA sunk current in the application circuit. Then the cut-off bias voltage is $75V - (75k\Omega \times 500\mu A) + 2V_{be} = 39V$.

If you reduce the resistor R1 value or sunk current, then the cut-off bias voltage level goes high. (39V ↑)



Refer to typical application circuit.



CS1/CS2: Cut-off control offset current for AC coupling.

CS1 bit = 1: Cut-off control current + 90uA current sunk


CS2 bit = 1: Cut-off control current + 170uA current sunk

CS1 bit = 1, CS2 bit = 1: Cut-off control current + 90uA + 170uA current sunk


If CS1 bit =1, CS2 bit =1, cut-off register = FF, and cut-off brightness register = FF, then 90uA + 170uA + 500uA + 200uA = 960uA current sunk by S1D2518X 17, 18, 19 pins (each channel).

The second method is using generic cut-off control IC.
In second method, you must use pull-up resistor.

Case 1. 5V Pull-up




In above picture, RCT pins outputs $5V - (From\ 0\ to\ 500\mu A) \times 10K =$ from 5V to 0.3V DC level.
So, all kinds of cut-off IC using 0 - 5V input range can be used.




- cut-off Register : 00H → 5V
FFH → $5V - 10K \times 500\mu A = 0.3V$
- cut-off Brightness Register : 00H → 5V
FFH → $5V - 10K \times 200\mu A = 3V$

When using 10k pull-up resistor, you can get the 5V output range.

But, the 5V range include cut-off bright range. So, if you set 1V bright range, you must consider 1.3 - 5V cut-off range for white balance.



Case 2. 12V Pull-up



In above picture, cut-off IC input is 0.3V to 4.25V.
 So, all kinds of cut-off IC using 0 - 5V input range can be used.

- Cut-off IC input voltage (cut-off brightness register : 00H)
 4.25V : Cut-off register 00H
 1.40V : Cut-off register FFH
- Cut-off IC input voltage (cut-off register : 00H)
 4.25V : Cut-off Brightness register 00H
 2.85V : Cut-off Brightness register FFH

ABL

The ABL detects the amount of current flowing into the CRT cathode to lower the brightness of the screen. The S1D2518X uses the ABL pin's feedback voltage to control the contrast.


The lower the ABL input voltage, weaker the video signal.

When open, the ABL is floated to 12V and doesn't operated.

When S1D2518X's ABL function is not being used, the ABL pin is connected to a cap in a series to connect to the GND.


Ripple extract capacitor must be used. It's value depends on the set characteristics, but normally it uses 1uF - 10uF/16V.

The pin configuraion is like that.



$$V_{ABL\text{PIN}} = \frac{V_I/Z_I + 12/50k + 2.5/35k}{1/Z_I + 1/50k + 1/35k}$$

The ABL curve characteristic is like below.




If there is only the oscillation in a full white patten with a large gain, you must increase the ripple extract capacitor's value.

Video/OSD Half Tone

This feature allows you to handle the OSD character information in a special way that reduces stress on your eyes even for a static screen, and significantly lessens the influence of the character information on the image signals. These effects result in facilitating the relaying of information to you.

- Half tone: Loads half of the video and OSD signal gain to the OSD raster to emphasize the OSD characters and the raster.




Video/OSD HALF Tone Timing Chart

HT bit = 1, video & OSD half tone function is on.

Then you can see the video signal & OSD.


Monitor Set Display Screen




Monitor Set Display Screen

Horizontal Blank Pulse

The horizontal blank pulse receives its input from the monitor horizontal scan. The typical horizontal blank pulse width is 3μS. The pin configuration is like that.




You can use three types of horizontal blank pulse. The first is the original positive horizontal blank pulse with integration circuit and differentiation circuit.




If you increase the width of horizontal blank pulse, you have to increase C1'S value.

The second is the positive TTL logic signal.



The threshold voltage of the horizontal blank pulse is the 0.7V.

The third is the original positive horizontal blank pulse.





No Signal Switch Function (NSS)


If this bit is set to '1', this bit blank the video signal except OSD signal.

If input timing mode is sync out of range, you set the NSS bit to '1', then you can see OSD and clean raster.


POWER SCHEME



APPLICATION BOARD CIRCUIT



TYPICAL APPLICATION CIRCUIT



PACKAGE DIMENSION

