#### **General Purpose EMI Reduction IC**

#### **Features**

- FCC approved method of EMI attenuation.
- Provides up to 15dB of EMI suppression.
- Generates a 1X or ½ X low EMI spread spectrum clock of the input frequency.
- Input frequency range: 4MHz to 32MHz.
- Internal loop filter minimizes external components and board space.
- Spreading ranges from ±0.8% to ±3.2%.
- SSON# control pin for spread spectrum enable and disable options.
- Low Cycle-to-cycle jitter.
- 3.3V or 5V Operating Voltage.
- TTL or CMOS compatible outputs.
- Ultra-low power CMOS design.
- Available in 8-pin SOIC and TSSOP Packages.

#### **Product Description**

The P2008A is a versatile spread spectrum frequency modulator designed specifically for digital camera and other digital video and imaging applications. The P2008A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The P2008A


allows significant system cost savings by reducing the number of circuit board layers ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations.

The P2008A uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method.


The P2008A modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation'.

#### **Applications**

The P2008A is targeted towards cable, xDSL, fax modem, set-top box, USB controller, DSC, and other embedded systems.



# **Pin Configuration**



# **Pin Description**

Pin#	Pin Name	Туре	Description
1	XIN/CLK	1	Connect to crystal or clock.
2	XOUT	0	Crystal output.
3	DIV2	I	Digital logic input used to select normal output mode or divide-by-two output mode. When this pin is HIGH, the frequency of the output clock is the same as the input clock frequency. When it is tied low, the output frequency is half the input clock frequency. This pin has an internal pull-low resistor.
4	VSS	Р	Ground to entire chip. Connect to system ground.
5	SSON#	I	Digital logic input used to enable Spread Spectrum function (Active LOW). Spread Spectrum function enabled when LOW, disabled when HIGH. This pin has an internal pull-low resistor.
6	ModOUT	0	Spread spectrum clock output.
7	SR0	I	Digital logic input used to select Spreading Range (Refer Modulation Output and Spreading Range Selection Table.) This pin has an internal pull-up resistor.
8	VDD	Р	Power supply for the entire chip

# Modulation Output and Spreading Selection (ModOUT = CLKIN)

SR0	Output Frequency Range DIV2 = 1							Modulation Rate
Oito	8MHz	12MHz	16MHz	20MHz	24MHz	28MHz	32MHz	
0	± 2.2%	± 1.8%	± 1.2%	± 1.1%	± 1.0%	± 0.9%	± 0.8%	(XIN/20) * 62.5 KHz
1	± 3.2%	± 2.5%	± 2.0%	± 1.6%	± 1.4%	± 1.25%	± 0.15%	

# Modulation Output and Spreading Selection (ModOUT = ½ CLKIN)

SR0	Output Frequency Range DIV2 = 1							Modulation Rate
Oito	4MHz	6MHz	8MHz	10MHz	12MHz	14MHz	16MHz	
0	± 2.0%	± 1.8%	± 1.2%	± 1.1%	± 1.0%	± 0.9%	± 0.8%	(XIN/20) * 62.5 KHz
1	± 3.2%	± 2.6%	± 2.0%	± 1.6%	± 1.4%	± 1.25%	± 0.15%	

#### **Spread Spectrum**


The *Modulation Output and Spreading Selection Tables* illustrate the two possible spread spectrum options. The optimal setting should minimize system EMI to the fullest without affecting system performance. The spreading is described as a percentage deviation of the center frequency (Note: The center frequency is the frequency of the external reference input on CLKIN, Pin1).

#### Example:

The P2008A is designed for communications, digital video and imaging applications. It is not only optimized for operation in the 4MHz – 32MHz range, but its output frequency can be extended down to one half of the input clock frequency using the divide-by-two feature. This feature extends low frequency as low as to 2MHz. Setting Pin 3 low (DIV2 = 0; Divide-by-two mode) sets the output frequency (ModOUT) to half the frequency of the input clock (CLKIN). This is a simple way to generate a spread spectrum modulated low frequency clock when only a higher frequency signal is available. If you want the output frequency to be the same as the input, you can either set DIV2=1 or leave it unconnected.

Selecting the P2008A's spread options is a matter of either setting SR0=1 or SR0=0. Setting SR0=0 set as a lower modulation spread, while setting it to 1 introduces a wider spectral spread in the output clock. *Refer Modulation output and Spreading Selections Tables*. The example given in the figure below shows the device set to the divide-by-two mode (DIV2=0) with a lower spectrum range (SR0=0). The versatility provided by allowing both clock division and spread spectrum on one chip is already proving to be a popular solution among leading system manufacturers.

#### **P2008A Application Schematic**




3 of 3



#### **EMC Software Simulation**

By using Alliance's proprietary EMC simulation software – EMI-Lator®, radiated system level EMI analysis can be made easier, allowing quantitative measure on the benefits of Alliance's EMI reduction products. The simulation engine of this EMC software has already been characterized to correlate with the electrical characteristics of Alliance EMI reduction ICs. The figure below is an illustration of this simulation result.

Please visit our website at www.alsc.com for information on how to obtain a free copy and demonstration of EMI-Lator ®.



Simulation results From EMI-Lator®

# **Absolute Maximum Ratings**

Symbol	Parameter	Rating	Unit				
$V_{\text{DD}},V_{\text{IN}}$	Voltage on any pin with respect to Ground	-0.5 to +7.0	V				
T <sub>STG</sub>	Storage temperature	-65 to +125	°C				
T <sub>A</sub>	Operating temperature	0 to 70	°C				
Ts	Max. Soldering Temperature (10 sec)	260	°C				
TJ	Junction Temperature	150	°C				
$T_DV$	Static Discharge Voltage (As per JEDEC STD 22- A114-B)	2	KV				
	Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.						

### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>IL</sub>	Input low voltage	VSS - 0.3	-	0.8	V
V <sub>IH</sub>	Input high voltage	2.0	-	V <sub>DD</sub> + 0.3	V
I <sub>IL</sub>	Input low current (pull-up resistors on inputs SR0)	-	-	-35	μA
I <sub>IH</sub>	Input high current (pull-down resistor on input SSON#)	-	-	35	μA
I <sub>XOL</sub>	XOUT Output Low Current (@ 0.4V, V <sub>DD</sub> = 3.3V)	-	3	-	mA
I <sub>XOH</sub>	XOUT Output High Current (@ 2.5V, V <sub>DD</sub> = 3.3V)	-	3	-	mA
V <sub>OL</sub>	Output low voltage (V <sub>DD</sub> = 3.3V, I <sub>OL</sub> = 20mA)	-	-	0.4	V
V <sub>OH</sub>	Output high voltage (V <sub>DD</sub> = 3.3V, I <sub>OH</sub> = 20mA)	2.5	-	-	V
Icc	Dynamic supply current normal mode (3.3V, and 15pF loading)	6.0	7.0	8.3	mA
$I_{DD}$	Static supply current standby mode	-	0.6	-	mA
$V_{DD}$	Operating voltage	2.9	3.3	5.5	٧
t <sub>ON</sub>	Power up time (first locked clock cycle after power up)	-	0.18	-	mS
Z <sub>OUT</sub>	Clock output impedance	-	50	-	Ω


### **AC Electrical Characteristics**

Symbol	F	Parameter			Max	Unit	
f <sub>IN</sub>	Input frequency		4	20	32	MHz	
f <sub>OUT</sub>	Output frequency	DIV2 =0	2	10	16	MHz	
1001	Sutput mequency	DIV2 =1	4	20	32	1411 12	
t <sub>LH</sub> *	Output rise time (meas	Output rise time (measured at 0.8V to 2.0V)			1.1	nS	
t <sub>HL</sub> *	Output fall time (measu	Output fall time (measured at 2.0V to 0.8V)			1.0	nS	
t <sub>JC</sub>	Jitter (cycle to cycle)	Jitter (cycle to cycle)			360	pS	
t <sub>D</sub>	Output duty cycle	45	50	55	%		
*t <sub>LH</sub> and t <sub>HL</sub> are measured	*t <sub>LH</sub> and t <sub>HL</sub> are measured into a capacitive load of 15pF						

rev 1.2

# **Package Information**

# 8-Pin SOIC Package





	Dimensions						
Symbol	Inc	hes	Millimeters				
	Min	Max	Min	Max			
A1	0.004	0.010	0.10	0.25			
Α	0.053	0.069	1.35	1.75			
A2	0.049	0.059	1.25	1.50			
В	0.012	0.020	0.31	0.51			
С	0.007	0.010	0.18	0.25			
D	0.193	BSC	4.90	BSC			
E	0.154	BSC	3.91	BSC			
е	0.050 BSC		1.27 BSC				
Н	0.236	BSC	6.00 BSC				
L	0.016	0.050	0.41	1.27			
θ	0°	8°	0°	8°			

March 2005 P2008A

rev 1.2

# 8-Pin TSSOP Package






	Dimensions						
Symbol	Inc	hes	Millimeters				
	Min Max		Min	Max			
А		0.043		1.10			
A1	0.002	0.006	0.05	0.15			
A2	0.033	0.037	0.85	0.95			
В	0.008	0.012	0.19	0.30			
С	0.004	0.008	0.09	0.20			
D	0.114	0.122	2.90	3.10			
E	0.169	0.177	4.30	4.50			
е	0.026	BSC	0.65 BSC				
Н	0.252 BSC		6.40	BSC			
L	0.020	0.028	0.50	0.70			
θ	0°	8°	0°	8°			

### **Ordering Codes**

Part Number	Marking	Package type	Qty/reel	Temperature
P2008A-08ST	P2008A	8 PIN SOIC, TUBE		Commercial
P2008A-08SR	P2008A	8-PIN SOIC, TAPE AND REEL	2,500	Commercial
P2008A-08TT	P2008A	8-PIN TSSOP, TUBE		Commercial
P2008A-08TR	P2008A	8-PIN TSSOP, TAPE AND REEL	2,500	Commercial
P2008AF-08ST	P2008AF	8 PIN SOIC, TUBE, Pb Free		Commercial
P2008AF-08SR	P2008AF	8-PIN SOIC, TAPE AND REEL, Pb Free	2,500	Commercial
P2008AF-08TT	P2008AF	8-PIN TSSOP, TUBE, Pb Free		Commercial
P2008AF-08TR	P2008AF	8-PIN TSSOP, TAPE AND REEL, Pb Free	2,500	Commercial

Note: All Alliance Semiconductor Lead Free parts are RoHS Compliant

## **Device Ordering Information**



Licensed under U.S Patent Nos 5,488,627 and 5,631,921





Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: P2008A Document Version: v1.2

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.