

8-Bit, 120MSPS, Flash A/D Converter

The HI3256 is an 8-bit, high-speed, flash analog-to-digital converter optimized for high speed, low power, and ease of use. With a 120MSPS encode rate capability and full-power analog bandwidth of 250MHz, this component is ideal for applications requiring the highest possible dynamic performance.


To minimize system cost and power dissipation, only a +5V power supply is required. The HI3256 clock input interfaces directly to TTL, ECL or PECL logic and will operate with single-ended inputs. The user may select 16-bit demultiplexed output or 8-bit single channel digital outputs. The demultiplexed mode interleaves the data through two 8-bit channels at $\frac{1}{2}$ the clock rate. Operation in demultiplexed mode reduces the speed and cost of external digital interfaces, while allowing the A/D converter to be clocked to the full 120MSPS conversion rate.

Fabricated with an advanced Bipolar process, the HI3256 is provided in a space-saving 48-lead LQFP surface mount plastic package and is specified over the -20°C to 75°C temperature range.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI3256JCQ	-20 to 75	48 Ld LQFP	Q48.7x7-S

Pinout




Features

- Differential Linearity Error ±0.5 LSB
- Integral Linearity Error ±0.5 LSB
- Low Input Capacitance 10pF
- Wide Analog Input Bandwidth 250MHz
- Low Power Consumption 500mW
- Output Voltage Control Function (VOCLP pin)
- 1:2 Demultiplexed Output Pin
- Internal $\frac{1}{2}$ Frequency Divider Circuit (w/Reset Function)
- CLK/2 Clock Output
- Compatible with PECL, ECL and TTL Digital Input Levels
- Direct Replacement for Sony CXA3256R

Applications

- LCD/PDP Monitors and Projectors (RGB Video)
- Digital Oscilloscopes
- Digital Communications (QPSK, QAM)
- Magnetic Recording (PRML)

Block Diagram

Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Supply Voltage (AV_{CC} , $\text{DV}_{\text{CC}1}$, $\text{DV}_{\text{CC}2}$)	-0.5V to +7.0V
(DGND_3)	-0.5V to +7.0V
($\text{DV}_{\text{EE}3}$)	-7.0V to +0.5V
(DGND_3 - $\text{DV}_{\text{EE}3}$)	-0.5V to +7.0V
Analog Input Voltage (V_{IN})	V_{RT} - 2.7V to AV_{CC}
Reference Input Voltage (V_{RT})	+2.7V to AV_{CC}
(V_{RB})	V_{IN} - 2.7V to AV_{CC}
($ \text{V}_{\text{RT}} - \text{V}_{\text{RB}} $)	+2.5V
Digital Input Voltage	
PECL/ECL	$\text{DV}_{\text{EE}3}$ - 0.5 to DGND_3 + 0.5
TTL	DGND_3 - 0.5 to $\text{DV}_{\text{CC}1}$ + 0.5
V_{ID} (***/E - ***/N/E) (Note 2)	2.7V

Recommended Operating Conditions

WITH A SINGLE POWER SUPPLY	MIN	TYP	MAX
Supply Voltage			
$\text{DV}_{\text{CC}1}$, $\text{DV}_{\text{CC}2}$, AV_{CC}	+4.75	+5.0	+5.25V
DGND_1 , DGND_2 , AGND	-0.05	0	+0.05V
DGND_3	+4.75	+5.0	+5.25V
$\text{DV}_{\text{EE}3}$	-0.05	0	+0.05V
Analog Input Voltage (V_{IN})	V_{RB}	-	V_{RT}
Reference Input Voltage			
V_{RT}	+2.9	-	+4.1V
V_{RB}	+1.4	-	+2.6V
$ \text{V}_{\text{RT}} - \text{V}_{\text{RB}} $	+1.5	-	+2.1V
Digital Input Voltage			
PECL (***/E) V_{IH}	$\text{DV}_{\text{EE}3}$ + 1.5		DGND_3
PECL (***/E) V_{IL}	$\text{DV}_{\text{EE}3}$ + 1.1	V_{IH} - 0.4V	
TTL (***/T, INV) V_{IH}	+2.0V	-	-
TTL (***/T, INV) V_{IL}	-	-	+0.8V
Other (SELECT1/2) V_{IH}	-	$\text{DV}_{\text{CC}1}$	-
Other (SELECT1/2) V_{IL}	-	DGND_1	-
V_{ID} (Note 2) (***/E - ***/N/E)	+0.4	+0.8	-
Max Conversion Rate (f_{C} , Straight Mode)	100	-	-
		MSPS	
Max Conversion Rate (f_{C} , DMUX Mode)	120	-	-
		MSPS	
Ambient Temperature (T_A)	-20°C to 75°C		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.
- V_{ID} : Input Voltage Differential.

Electrical Specifications $\text{DV}_{\text{CC}1, 2}$, AV_{CC} , $\text{DGND}_3 = +5\text{V}$, $\text{DGND}_1, 2$, AGND , $\text{DV}_{\text{EE}3} = 0\text{V}$, $\text{V}_{\text{RT}} = 4\text{V}$, $\text{V}_{\text{RB}} = 2\text{V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Resolution		-	8	-	Bits
DC CHARACTERISTICS					
Integral Linearity Error, INL	$\text{V}_{\text{IN}} = 2\text{V}_{\text{P-P}}$, $f_{\text{C}} = 5\text{MSPS}$	-	-	± 0.5	LSB
Differential Linearity Error, DNL		-	-	± 0.5	LSB
ANALOG INPUT					
Analog Input Capacitance, C_{IN}	$\text{V}_{\text{IN}} = +3.0\text{V}$, $+0.07\text{V}_{\text{RMS}}$	-	10	-	pF
Analog Input Resistance, R_{IN}		7	20	40	k Ω
Analog Input Current, I_{IN}		0	100	285	μA

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} ($^\circ\text{C/W}$)
LQFP Package	65
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(Lead Tips Only)	

HI3256

Electrical Specifications DV_{CC1, 2}, AV_{CC}, DGND3 = +5V, DGND1, 2, AGND, DV_{EE3} = 0V, V_{RT} = 4V, V_{RB} = 2V, T_A = 25°C (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT					
Reference Resistance (Note 3), R _{REF}		400	600	740	Ω
Reference Current (Note 4), I _{REF}		2.7	3.3	5.0	mA
Offset Voltage V _{RT} Side, EOT		6	8	10	mV
Offset Voltage V _{RB} Side, EOB		0	1.5	3	mV
DIGITAL INPUT (PECL/ECL)					
Digital Input Voltage: High, V _{IH}		DV _{EE3} + 1.5	-	DGND3	V
Digital Input Voltage: Low, V _{IL}		DV _{EE3} + 1.1	-	V _{IH} - 0.4	V
Threshold Voltage, V _{TH}		-	DGND3 - 1.2	-	V
Digital Input Current: High, I _{IH}	V _{IH} = DGND3 - 0.8V	-50	-	+50	μA
Digital Input Current: Low, I _{IL}	V _{IL} = DGND3 - 1.6V	-50	-	0	μA
Digital Input Capacitance		-	-	5	pF
DIGITAL INPUT (TTL)					
Digital Input Voltage: High, V _{IH}		2.0	-	-	V
Digital Input Voltage: Low, V _{IL}		-	-	0.8	V
Threshold Voltage, V _{TH}		-	1.5	-	V
Digital Input Current: High, I _{IH}	V _{IH} = 3.5V	-10	-	0	μA
Digital Input Current: Low, I _{IL}	V _{IL} = 0.2V	-20	-	0	μA
Digital Input Capacitance		-	-	5	pF
DIGITAL OUTPUT (TTL)					
Digital Output Voltage: High, V _{OH}	I _{OH} = -2mA	2.4	-	-	V
Digital Output Voltage: Low, V _{OL}	I _{OL} = 1mA	-	-	0.5	V
SWITCHING CHARACTERISTICS					
Maximum Conversion Rate, f _C	DMUX Mode	120	-	-	MSPS
Aperture Jitter, t _{AJ}		-	10	-	ps
Sampling Delay, t _{DS}		1.2	1.4	1.6	ns
Clock High Pulse Width, t _{PW1}	CLK	3.0	-	-	ns
Clock Low Pulse Width, t _{PW0}	CLK	4.5	-	-	ns
RESET Signal Setup Time, t _{RS}	RESETN-CLK	1.0	-	-	ns
RESET Signal Hold Time, t _{RH}	RESETN-CLK	-0.5	-	-	ns
CLKOUT Output Delay, t _{DCLK}	C _L = 5pF	3.0	4.5	7.0	ns
Data Output Delay (Note 5), t _{DO1} t _{DO2}	DEMUX Mode (C _L = 5pF)	-	t + 0.5	-	ns
	(C _L = 5pF)	3.5	5.0	7.0	ns
Output Rise Time, t _r	0.8 to 2.0V (C _L = 5pF)	-	1	-	ns
Output Fall Time, t _f	0.8 to 2.0V (C _L = 5pF)	-	1	-	ns
DYNAMIC CHARACTERISTICS					
Input Bandwidth	V _{IN} = 2V _{P-P} , -3dB	250	-	-	MHz
S/N Ratio	f _C = 120MSPS, f _{IN} = 1kHz Full Scale, DMUX Mode	-	46	-	dB
	f _C = 120MSPS, f _{IN} = 29.999MHz Full Scale, DMUX Mode	-	42	-	dB
Error Rate (Note 6)	f _C = 120MSPS, f _{IN} = 1kHz Full Scale, DMUX Mode, Error > 16 LSB	-	-	10 ⁻¹²	TPS
	f _C = 120MSPS, f _{IN} = 29.999MHz Full Scale, DMUX Mode, Error > 16 LSB	-	-	10 ⁻⁹	TPS
	f _C = 100MSPS, f _{IN} = 24.999MHz Full Scale, Straight Mode, Error > 16 LSB	-	-	10 ⁻⁹	TPS
POWER SUPPLY OPERATING (PS = 1)					
Total Supply Current, I _{CC} + I _{EE}		70	98	140	mA

Electrical Specifications DV_{CC1, 2}, AV_{CC}, DGND3 = +5V, DGND1, 2, AGND, DV_{EE3} = 0V, V_{RT} = 4V, V_{RB} = 2V, T_A = 25°C (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
AV _{CC} Pin Supply Current, I _{AVCC}		45	-	87	mA
DV _{CC1} Pin Supply Current, I _{DVCC1}		20	-	36	mA
DV _{CC2} Pin Supply Current, I _{DVCC2}		5	-	15	mA
DGND3 Pin Supply Current, I _{DGND3}		0.5	-	1.5	mA
Power Consumption, PD ^{*6}		400	500	700	mW
POWER SUPPLY IN POWER SAVING MODE (PS = 0)					
Total Supply Current, PS I _{CC} + I _{EE}		-	-	5	mA
AV _{CC} Pin Supply Current, PS I _{AVCC}		-	-	1.5	mA
DV _{CC1} Pin Supply Current, PS I _{DVCC1}		-	-	1.5	mA
DV _{CC2} Pin Supply Current, PS I _{DVCC2}		-	-	1.5	mA
DGND3 Pin Supply Current, PS I _{DGND3}		-	-	0.5	mA
Power Consumption, PS PD ^{*6}		-	-	25	mW

NOTES:


3. R_{REF}: Resistance value between V_{RT} and V_{RB}.

$$4. I_{REF} = \frac{V_{RT} - V_{RB}}{R_{REF}}.$$

$$5. t = \frac{1}{f_C}.$$

6. The unit of measure TPS: Times Per Sample.

$$7. P_D = (I_{CC} + I_{EE}) \cdot V_{CC} + \frac{(V_{RT} - V_{RB})^2}{V_{REF}}.$$

Timing DiagramsFIGURE 1. DEMUX MODE TIMING CHART (SELECT1 = V_{CC})


Timing Diagrams (Continued)

FIGURE 2. STRAIGHT MODE TIMING CHART (SELECT1 = GND)







FIGURE 3. PECL SWITCHING LEVEL

Pin Descriptions

PIN NO	SYMBOL	I/O	TYPICAL VOLTAGE LEVEL	EQUIVALENT CIRCUIT	DESCRIPTION
3, 10	AGND		GND		Analog Ground. Separated from the digital ground.
5, 8	AVCC		+5V (Typ)		Analog Power Supply. Separated from the digital power supply.
20, 29 32, 41	DGND1 DGND2		GND		Digital Ground.
19, 30 31, 42	DV _{CC1} DV _{CC2}		+5V (Typ)		Digital Power Supply.
12	DGND3		+5V (Typ) (With a Single Power Supply) GND (With Dual Power Supplies)		Digital Power Supply. Apply -5V for PECL and TTL input.
1	DV _{EE3}		GND (With a Single Power Supply) +5V (Typ) (With Dual Power Supplies)		Digital Power Supply. Apply -5V for PECL and TTL input.

Pin Descriptions (Continued)

PIN NO	SYMBOL	I/O	TYPICAL VOLTAGE LEVEL	EQUIVALENT CIRCUIT	DESCRIPTION
16	SELECT2	I	DV _{CC1} , DGND1 or Open		Data output switching. Data is output from both PA and PD when left open. If pin is connected to DV _{CC1} , only PA is used as output with PB high impedance. If pin is connected to DGND1, only PB is used as output with PA high impedance.
17	VOCLP	I	Clamp Voltage		Defines TTL output high level. If left open the high level is ~ 2.8V.
18	PS	I	TTL		Power Savings pin. When left open or at high level the device operates normally. When set to low level the power saving mode enabled.
13	CLK/E	I	PECL/ECL		Clock Input.
14	CLK/NE	I			CLK/E Complementary Input. When left open, this pin goes to the threshold potential. Only CLK/E can be used for operation, but complementary input is recommended to attain fast and stable operation.
48	RESETN/E	I			Reset Input. When the input is set to low level, the built-in CLK frequency divider circuit can be reset.
47	RESET/E	I			RESETN/E Complementary Input. When left open, this pin goes to the threshold voltage. Only RESETN/E can be used for operation.
15	CLK/T	I	TTL		Clock input.
46	RESETN/T	I			Reset Input. When left open, this input goes to high level. When the input is set to low level, the built-in CLK frequency divider circuit can be reset.
44	INV	I	TTL		Data Output Polarity Inversion Input. When left open, this input goes to high level. (See Table 1; I/O Correspondence Table).

Pin Descriptions (Continued)

PIN NO	SYMBOL	I/O	TYPICAL VOLTAGE LEVEL	EQUIVALENT CIRCUIT	DESCRIPTION
45	SELECT1		V _{CC} or Ground		Data Output Mode Selection. (See Table 2; Operating Mode Table).
11	V _{RT}	I	4.0V (Typ)		Top Reference Voltage. Bypass to AGND with a 1µF tantal capacitor and a 0.1µF chip capacitor.
9	V _{RM3}		V _{RB} + $\frac{3}{4}$ (V _{RT} - V _{RB})		Reference Voltage Mid Point. Bypass to AGND with a 0.1µF chip capacitor.
7	V _{RM2}		V _{RB} + $\frac{2}{4}$ (V _{RT} - V _{RB})		Reference Voltage Mid Point. Bypass to AGND with a 0.1µF chip capacitor.
4	V _{RM1}		V _{RB} + $\frac{1}{4}$ (V _{RT} - V _{RB})		Reference Voltage Mid Point. Bypass to AGND with a 0.1µF chip capacitor.
2	V _{RB}	I	2.0V (Typ)		Bottom Reference Voltage. Bypass to AGND with a 1µF tantal capacitor and a 0.1µF chip capacitor.
6	V _{IN}	I	V _{RT} to V _{RB}		Analog Input.
33 to 40	PBD0 to PBD7	O	TTL		Port 1 Side Data Output.
21 to 28	PAD0 to PAD7	O			Port 2 Side Data Output.
43	CLKOUT	O			Clock Output. (See Table 2; Operating Mode Table).

TABLE 1. A/D CODE

V _{IN}	STEP	INV					
		1		0		D7	D0
		D7	D0	D7	D0	D7	D0
V _{RT}	255	1	1	1	1	1	1
	254	1	1	1	1	1	0
	•	•	•	•	•	•	•
	•	•	•	•	•	•	•
V _{RM2}	128	1	0	0	0	0	0
	127	0	1	1	1	1	1
	•	•	•	•	•	•	•
	•	•	•	•	•	•	•
	1	0	0	0	0	0	1
V _{RB}	0	0	0	0	0	0	1
		1	1	1	1	1	1
		1	1	1	1	1	1

Notes on Operation

- The HI3256 is a high-speed A/D converter which is capable of TTL, ECL and PECL level clock input. Characteristic impedance should be properly matched to ensure optimum performance during high-speed operation.
- The power supply and grounding have a profound influence on converter performance. The power supply and grounding method are particularly important during high-speed operation. General points for caution are as follows:
 - The ground pattern should be as large as possible. It is recommended to make the power supply and ground patterns wider at an inner layer using a multi-layer board.

Test Circuits




FIGURE 4. CURRENT CONSUMPTION MEASUREMENT CIRCUIT

- To prevent interference between AGND and DGND and between AV_{CC} and DV_{CC}, make sure the respective patterns are separated. To prevent a DC offset in the power supply pattern, connect the AV_{CC} and DV_{CC} lines at one point each, via a ferrite-bead filter. Shorting the AGND and DGND patterns in one place immediately under the A/D converter improves A/D converter performance.
- Ground the power supply pins (AV_{CC}, DV_{CC1}, DV_{CC2}, DV_{EE3}) as close to each pin as possible with a 0.1μF or larger ceramic chip capacitor. (Connect the AV_{CC} pin to the AGND pattern and the DV_{CC1}, DV_{CC2}, DV_{EE3} pins to the DGND pattern).
- The digital output wiring should be as short as possible. If the digital output wiring is long, the wiring capacitance will increase, deteriorating the output slew rate and resulting in reflection to the output waveform since the original output slew rate is quite fast.
- The analog input pin V_{IN} has an input capacitance of approximately 21pF. To drive the A/D converter with proper frequency response, it is necessary to prevent performance deterioration due to parasitic capacitance or parasitic inductance by using a large capacity drive circuit; keeping wiring as short as possible, and using chip parts for resistors and capacitors, etc.
- The V_{RT} and V_{RB} pins must have adequate bypass to protect them from high-frequency noise. Bypass them to AGND with approximately 1μF tantal capacitor and, 0.1μF capacitor. At this time, approximately DGND3 - 1.2V voltage is generated. However, this is not recommended for use as threshold voltage V_{BB} as it is too weak.

When the digital input level is PECL level, ***/E pins should be used and ***/T pins left open. When the digital input level is TTL, ***/T pins should be used and III/E pins left open.




FIGURE 5. INTEGRAL LINEARITY ERROR/DIFFERENTIAL LINEARITY ERROR MEASUREMENT CIRCUIT


Test Circuits (Continued)

FIGURE 6. ERROR RATE MEASUREMENT CIRCUIT





FIGURE 7. SAMPLING DELAY/APERTURE JITTER MEASUREMENT CIRCUIT



NOTE: Where σ (LSB) is the deviation of the output codes when the largest slew rate point is sampled at the clock which has exactly the same frequency as the analog input signal, the aperture jitter t_{AJ} is:

$$t_{AJ} = \left(\sigma / \frac{\Delta v}{\Delta t} \right) = \sigma / \left(\frac{256}{2} \times 2\pi f \right).$$

FIGURE 8. APERTURE JITTER MEASUREMENT METHOD

Operating Modes

The HI3256 has two types of operating modes which are selected with Pin 45 (SELECT1).

TABLE 2. OPERATING MODE

OPERATING MODE	SELECT1	MAXIMUM CONVERSION RATE	DATA OUTPUT	CLOCK OUTPUT
DMUX Mode	V _{CC}	120MSPS	Demultiplexed Output 60MBPS	The input clock is $1/2$ frequency divided and output at 60MHz.
Straight Mode	GND	100MSPS	Straight Output 100MBPS	The input clock is inverted and output at 100MHz.

DMUX Mode (See Application Circuits, Figures 18, 19)

Set the SELECT1 pin to V_{CC} for this mode. In this mode, the clock frequency is divided by 2 in the IC, and the data is output after being demultiplexed by this $1/2$ frequency divided clock. The $1/2$ frequency divided clock, which has adequate setup time and hold time for the output data, is output from the CLKOUT pin.

When using multiple HI3256 units in parallel in this mode, differences in the start timing of the $1/2$ frequency divided clock may cause operation as shown in Figure 9. As a countermeasure, the HI3256 is equipped with a function which resets the $1/2$ frequency divided clock. When resetting this clock, the RESET pulse must be input to the RESET pin. See the Timing Charts for the RESET pulse input timing. The A/D converter can operate at f_C (Min) = 120MSPS in this mode.

Straight Mode (See Application Circuits, Figures 20, 21)

Set the SELECT1 pin to GND for this mode. In this mode, data output can be obtained in accordance with the clock frequency applied to the A/D converter for applications which use the clock applied to the A/D converter as the system clock.

The A/D converter can operate at f_C (Min) = 100MSPS in this mode.

Digital Input Level and Supply Voltage Settings

The logic input level for the HI3256 supports PECL and TTL levels.

The power supplies (DV_{EE3}, DGND3) for the logic input block must be set to match the logic input (CLK and RESET signals) level.

TABLE 3. LOGIC INPUT LEVEL AND POWER SUPPLY SETTINGS

DIGITAL INPUT LEVEL	DV _{EE3}	DGND3	SUPPLY VOLTAGE	APPLICATION CIRCUITS
PECL	0V	+5V	+5V	Figures 18, 20
TTL	0V	+5V	+5V	Figures 19, 21




FIGURE 9. WHEN THE RESET PULSE IS NOT USED




FIGURE 10. WHEN THE RESET PULSE IS USED

Typical Performance Curves




FIGURE 11. CURRENT CONSUMPTION vs AMBIENT TEMPERATURE CHARACTERISTICS









FIGURE 12. CURRENT CONSUMPTION vs CONVERSION RATE CHARACTERISTICS RESPONSE

Typical Performance Curves (Continued)


Application Circuits

FIGURE 18. DMUX PECL INPUT




FIGURE 19. DMUX TTL INPUT


Application Circuits (Continued)

FIGURE 20. STRAIGHT PECL INPUT






FIGURE 21. STRAIGHT TTL INPUT

Application Circuits (Continued)

Metric Plastic Quad Flatpack Packages (MQFP/PQFP)

Q48.7x7-S
48 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.056	0.066	1.40	1.70	-
A1	0.000	0.007	0.00	0.20	-
B	0.006	0.010	0.15	0.26	5
D	0.347	0.362	8.80	9.20	2
D1	0.272	0.279	6.90	7.10	3, 4
E	0.347	0.362	8.80	9.20	2
E1	0.272	0.279	6.90	7.10	3, 4
L	0.012	0.027	0.30	0.70	-
N	48		48		6
e	0.020 BSC		0.500 BSC		-

Rev. 1 4/95

NOTES:

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
2. Dimensions D and E to be determined at seating plane [-C-].
3. Dimensions D1 and E1 to be determined at datum plane [-H-].
4. Dimensions D1 and E1 do not include mold protrusion.
5. Dimension B does not include dambar protrusion.
6. "N" is the number of terminal positions.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>

Sales Office Headquarters**NORTH AMERICA**

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: () 724-7000
FAX: () 724-7240

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusée
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029