## PRELIMINARY PRODUCT SPECIFICATION



## **Z86E08**

CMOS Z8 8-BIT MICROCONTROLLER

## **FEATURES**

- 8-bit CMOS microcomputer, 18-pin DIP
- Low cost
- Low noise programmable
- ROM protect programmable
- 3.0 to 5.5 volt Vcc range
- Low power consumption -50 mW (typical)
- Brown-out protection
- Fast instruction pointer 1 microsecond at 12 MHz
- Two standby modes STOP and HALT
- 14 Input/Output lines
- All digital inputs, CMOS levels, Schmitt triggered.

- 2K bytes of one time PROM
- 144 bytes of RAM
- Two programmable 8-bit counter/timers each with a 6bit programmable prescaler.
- 6 vectored, priority interrupts from 5 different sources.
- Clock speed 2, 8 and 12 MHz
- Watchdog Timer
- Power-On-Reset
- Two Comparators
- On-chip oscillator that accepts a crystal, ceramic resonator, LC, or external clock drive.

## GENERAL DESCRIPTION

The Z86E08 Microcomputer (MCU) introduces a new level of sophistication to single-chip architecture. The Z86E08 is a member of the Z8 single-chip microcontroller family with 2K bytes of one-time PROM. The device is housed in an 18-pin DIP, and is manufactured in CMOS technology. The device offers easy software development and debug, prototyping, and small production runs not economically desirable with a masked ROM version.

The Z86E08 is characterized by a flexible I/O scheme, an efficient register plus address space structure. Also, it has a number of ancillary features that are useful in many consumer, industrial and advanced scientific applications.

The device applications demand powerful I/O capabilities. The Z86E08 fulfills this with 14-pins dedicated to input and output. These lines are grouped into three ports, and are

configurable under software control to provide I/O, liming, and status signals.

There are two basic address spaces available to support this wide range of configurations; program memory and 124 bytes of general-purpose registers.

To unburden the program from coping with real-time problems such as counting/timing and I/O data communications, the Z86E08 offers two on-chip counter/timers with a large number of user selectable modes. Included are two on-board comparators that can process analog signals with a common reference voltage (Figures 1a and b).

Note: All Signals with a preceding front slash, "/", are active Low e.g.; B//W (WORD is active Low); /B/W (BYTE is active Low, only); /N//S (NORMAL and SYSTEM are both active Low).

1




Figure 1a. Functional Block Diagram




Figure 1b. EPROM Mode Block Diagram

## PIN IDENTIFICATION




Figure 2a. Pin Configuration




Figure 2b. Pin Configuration

Table 1a. Pin Identification

EPROM Mode			
Pin#	Symbol	Function	Direction
1-4	D4-7	Data 4,5,6,7	In/Output
5	$V_{cc}$	Power Supply	Input
6	NĬČ	No connection	
7	/CE	Chip Enable	Input
8	/OE	Output Enable	Input
9	EPM	EPROM Prog Mode	Input
10	Vpp	Prog Voltage	Input
11	Clear	Clear Clock	Input
12	Clock	Address	Input
13	/PGM	Prog Mode	Input
14	GND	Ground, V <sub>ss</sub>	Input
15-18	D0-3	Data 0.1.2.3	In/Output

Table 1b. Pin Identification

	Z86C08 Mode			
Pin #	Symbol	Function	Direction	
1-4	P24-7	Port 2 pin 4,5,6,7	In/Output	
5	V <sub>cc</sub>	Power Supply	Input	
6	XTAL2	Crystal Osc. Clock	Output	
7	XTAL1	Crystal Osc. Clock	Input	
8	P31	Port 3 pin 1	Input	
9	P32	Port 3 pin 2	Input	
10	P33	Port 3 pin 3	Input	
11-13	P00-2	Port 0 pin 0,1,2	Input/Output	
14	GND	Ground, V <sub>ss</sub>	Input	
15-18	P20-3	Port 2 pin 0,1,2,3	In/Output	

## PIN FUNCTIONS

## **OTP Programming Mode**

**D7-D0.** Data Bus. The data can be read from, or written to the EPROM through this data bus.

 $\mbox{\bf V}_{\mbox{\scriptsize cc}}.$  Power Supply. It is 5V during the EPROMRead Mode and 6V during the other modes.

/CE. Chip Enable. Active Low. This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

/OE. Output Enable. Active Low. This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

**EPM.** *EPROM Program Mode.* This pin controls the different EPROM Program Modes by applying different voltages.

 $\mathbf{V}_{\mathbf{pp}}.$  Program Voltage. This pin supplies the program voltage.

**Clear.** Clear, Active High. This pin clears the internal address counter at the High Level.

**Clock.** Address Clock. This Pin is a serial address input. The internal address counter increases by one with one clock signal.

**/PGM.** Program Mode. Active Low. Low Level at this pin programs the data to the EPROM through the Data Bus.

## Z86E08 Mode

XTAL1, XTAL2. Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (12 MHz max) to the on-chip clock oscillator and buffer.

**Port 0 P00-P02.** Port 0 is a 3-bit bi-directional, CMOS compatible I/O port. These 3 I/O lines can be globally configured under software control to be an input or output (Figure 3).




Figure 3. Port 0 Configuration

Port 2 P20-P27. Port 2 is an 8-bit, bit programmable, bidirectional, CMOS compatible I/O port. These eight I/O lines can be configured under software control to be an

input or output, independently. Bits programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 4).




Figure 4. Port 2 Configuration

Port 3 P31-P33. Port 3 is a 3-bit, CMOS compatible port with three fixed input (P30-P32) lines. These three input lines can be configured under software control as digital

inputs or analog inputs. These three input lines are also used as the interrupt sources IRQ0-IRQ3 and as the timer input signal (Tin) (Figure 5).




Figure 5. Port 3 Configuration

Comparator Inputs. Two analog comparators are added to input of Port 3 P31, and P32 for interface flexibility. The comparators reference voltage P3REF is common to both comparators.

Typical applications for the on-board comparators are: Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In analog mode, P33 input function serving as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is 0-4V; the power supply and common mode rejection ratios are 90dB and 60dB, respectively.

Interrupts are generated on either edge of comparator 2's output, or on the falling edge of comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or Tin through P31. Alternatively, the comparators may be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

## **SPECIAL FUNCTIONS**

The Z8MCU incorporates special functions to enhance the Z8's application in industrial, scientific research and advanced technologies applications.

Reset. RESET is accomplished through Power On or a watch dog timer RESET. Upon Power Up, the power-on

reset circuit waits for 50 msec plus 18 crystal clocks and then starts program execution at address %000C(HEX). Reference a table of the Z86E08 control registers' Reset values (Figure 6).




Figure 6. Internal Reset Configuration

**Power-On Reset** (*POR*). A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows Vcc and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by on one of three conditions:

shot timer that will reset the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and will be retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an on-board RC oscillator.

Watch Dog Timer Reset. The WDT is a retriggerable one-

- Power bad to power good status
- STOP Mode recovery
- WDT time out

Table 1. Z86E08 Control Registers

Addr.	Reg.			Re	eset Cond	dition				Comments
		D7	D6	D5	D4	D3	D2	D1	D0	
F1	TMR	0	0	0	0	0	0	0	0	
F2	T1	U	U	U	U	U	U	U	U	
F3	PRE1	U	U	U	U	IJ	U	0	0	
F4	TO	U	U	U	U	U	U	U	U	
F5	PRE0	U	U	U	U	U	U	U	0	
F6*	P2M	1	1	1	1	1	1	1	1	Inputs after reset.
 F7*	P3M	U	U	U	U	U	U	0	0	
F8*	P01M	U	U	U	0	U	U	0	1	
F9	IPR	U	U	U	U	U	U	U	U	
FA	IRQ	U	U	0	0	0	0	0	0	IRQ3 is used for positive edge detection.
PB	IMR	0	U	U	U	U	U	U	U	
PC	FLAGS	U	U	U	U	U	U	U	U	
FD	RP	0	0	0	0	0	0	0	0	
FF	SPL	U	U	U	U	U	U	U	U	

<sup>\*</sup> Not reset after a low on P27 to get out of STOP Mode

**Program Memory.** The Z86E08 addresses up to 2K bytes of internal program memory (Figure 7). The first 12 bytes of program memory are reserved for the interrupt vectors.

These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0-2048 is on-chip one-time programmable PROM.





Figure 7. Program Memory Map

Register File. The Register File consists of three I/O port registers, 124 general purpose registers, and 14 control and status registers (R0-R3, R4-R127 and R241-R255, respectively (Figure 8). General purpose registers occupy the %04 to %7F address space. I/O ports are mapped as per the existing CMOS Z8. The Mode and Configuration Registers should be as in the Z86C08. The Z86E08 instruc-

tions can access registers directly or indirectly via an 8-bit address field. This allows short 4-bit register addressing using the Register Pointer. In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 9) addresses the starting location of the active working-register group.






Figure 9. Register Pointer

Figure 8. Register File

**Stack Pointer.** The Z86E08 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.

GPR. (R254.) This register is a general-purpose register.

Counter/Timer. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however the T0 can be driven by the internal clock source only (Figure 10).

The 6-bit prescalers divides the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters are also programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input (P30) as an external clock, a trigger input that is retriggerable or not retriggerable, or used as a gate input for the internal clock.




Figure 10. Counter/Timers Block Diagram

Interrupts. The Z86E08 has six interrupts from five different sources. These interrupts are maskable and prioritized (Figure 11). The five sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33(REF), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 2).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z86E08 interrupts are vectored through locations in program memory. When an Interrupt machine cycle is activated, an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Table 2. Interrupt Types, Sources, and Vectors

Source	Name	Vector Location	Comments
AN2(P32)	IRQ0	0,1	External (F)Edge
REF(P33)	IRQ1	2,3	External (F)Edge
AN1(P31)	IRQ2	4,5	External (F)Edge
AN2(P32)	IRQ3	6,7	External (R)Edge
TO O	IRQ4	8.9	Internal
T1	IRQ5	10,11	Internal

F=Falling edge triggered R=Rising edge triggered




Figure 11. Interrupt Block Diagram

Clock. The Z86E08 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, ceramic resonator, or any suitable external clock source. The crystal should be AT cut, 12 MHz max, with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal is connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance is between 10 pf to 250 pf which depends on the crystal manufacturer, ceramic resonator and PCB layout) from each pin to ground (Figure 12).




Figure 12. Oscillator Configuration

HALT Mode. Turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. The program execution begins at location %000C (HEX). The Icc in HALT state is Icc (run mode) divided by 10.

STOP Mode. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 µA. The STOP Mode is released by a RESET via a STOP Mode Recovery, P27. Program execution under both conditions begins at location %000C (HEX). However, when P27 is used to release the STOP Mode, the I/O portmode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

OR P2M, #%80 NOP STOP In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (opcode=FFH) immediately before the appropriate sleep instruction. i.e.:

FF	NOP;	clear the pipeline
6F	STOP;	enter STOP mode
		or
FF	NOP;	clear the pipeline
7F	HALT:	enter HALT mode

Watch Dog Timer (WDT). The Watch Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed once the WDT is enabled within every 15 msec; otherwise the Z86E08 resets itself.

**Opcode WDT** (5F%). The first time opcode %5F is executed, the WDT is enabled and subsequent execution clears the WDT counter. This has to be done at least every 15 msec. Otherwise, the WDT will time out and generate a reset. The generated reset is the same as a power on reset of 50 msec +18 XTAL clock cycles.

Opcode WDH (%4F). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT function running during HALT Mode. A WDH instruction executed without executing WDT (%5F) has no effect.

**Brown-Out Protection**  $(V_{go})$ . The brown out trip voltage  $(V_{go})$  is less than 3 volts and above 1.4 volts under the following conditions.

## Maximum (V<sub>BO</sub>) Conditions


Case 1 TA= -40°C, +105°C, Internal Clock Frequency (equal or less than 1 MHz)

Case 2 TA= -40°C, +85°C, Internal Clock Frequency (equal or less than 2 MHz)

**Note:** The internal clock frequency is one half the external clock frequency.

The device functions normally at, or above, 3.0V under all conditions. Below 3.0V, the device functions normally until the Brown Out Protection trip point ( $V_{BO}$ ) is reached for the temperatures and operating frequencies shown above.

The device is guaranteed to function normally at supply voltages above the brown-out trip point. The actual brown out trip point is a function of temperature and process parameters (Figure 13).



Note: All frequencies are internal frequency.

Figure 13. V<sub>∞</sub>Vs Temperature

At, and below the brown-out trip point, the device is kept in reset. This implies that the device is always either in a normal function mode or in reset mode.

2 MHz (	Typical)					
Temp	-40	0	25	70	105°C	
V <sub>BO</sub>	2.25	2. <b>4</b>	2.21	1.7	1.6	

#### Low EMI Emission

The86E08 can be programmed to operate in a low EMI emission mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT mode.
- All pre-drivers slew rates reduced to 10 ns typical.
- Internal SLCK/TCLK operation limited to a maximum of 4 MHz - 250 ns cycle time.
- Output drivers have resistances of 200 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

ROM Protect. ROM Protect is fully protecting the ROM code in the Z86E08 to be read by the programmer or other machines. When ROM protect is selected, the Z86Z08 will disable the instructions of "LDC" and "LDCI" (Z86E08 and Z86C08 do not support the instructions of "LDE" and "LDEI").

**User Modes.** Table 3 shows the programming voltage of each mode of Z86E08.

**Table 3. OTP Programming Table** 

User Modes	V <sub>PP</sub> (P33)	EPM (P32)	/CE (XTAL1)	/OE (P31)	/PGM (P02)	ADDR	DATA (Port2)	V <sub>cc</sub>
EPROM Read Program Program Verify EPROM Protect Low Noise	X V <sub>PP</sub> V <sub>PP</sub> V <sub>PP</sub>	V <sub>H</sub> X V <sub>H</sub> V <sub>IH</sub>	V <sub>в.</sub> V <sub>п.</sub> V <sub>п.</sub> V <sub>н</sub> V <sub>н</sub>	VIL VIH VIH VIH	VIH VIL VIH VIL VIL	Addr Addr Addr X X	Data Out Data In Data Out X X	5.0V 6.0V 6.0V 6.0V 6.0V

#### Notes:

 $V_{pp} = 12.5V \pm 0.5V$ 

 $V_{H} = 12.5V \pm 0.5V$ 

X = TTL Level (irrelevant)

 $V_{IH} = 5.0V$  $V_{IL} = 0V$ 

Serial Address Input. The address of Z86E08 is serial input from pin P01 (Clock). Each clock signal increases the

address by one and the "high" level of pin P00 (Clear) will reset the address to zero. Figure 14 shows the set-up time of the serial address ihnput.

**Programming Waveform.** Figures 15, 16 and 17 show the programming waveforms of each mode. Table 4 shows the timing of programming waveforms.

**Programming Algorithm.** Figure 18 shows the flow chart of Z86E08 programming algorithm.

**Table 4. Timing of Programming Waveform** 

Parameters	Name	Min	Max
1	Address Setup Time	2 μsec	
2	Data Setup Time	2 μsec	
3	VPP Setup Time	2 µsec	
4	V <sub>cc</sub> Setup Time	2 μsec	
5	Chip Enable SetupTime	2 µsec	
6	Program Pulse Width	0.95 msec	1.05 msed

Parameters	Name	Min.	Max
7	Data Hold Time	2 µsec	
8	OE Setup Time	2 µsec	
9	Data Access Time	·	200 nsec
10	Data Output Float Time		100 nsec
11	Overprogram Pulse Width	2.85 msec	78.75 msec
12	EPM Setup Time	2 μsec	
13	OE Setup Time	2 μsec	
14	Address to OE Setup Time	2 µsec	




Figure 14. Z86E08 Serial Address Waveform




Figure 15. Z86E08 Programming Waveform (User Mode 1)




Figure 16. Z86E08 Programming Waveform (User Modes 2,3)




Figure 17. Z86E08 Programming Waveform (User Modes 4,5)




Figure 18. Z86E08 Programming Algorithm

## STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 19).




Figure 19. Test Load Diagram

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Units
V <sub>cc</sub> TSTG	Supply Voltage*	-0.3	+7	V C
TSTG TA	Storage Temp Oper Ambient Temp	-65 †	+150 †	C

#### Notes:

† See Ordering Information

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CAPACITANCE

 $T_A = GND = 0V$ , f = 1.0 MHz, Unmeasured pins to GND.

Parameter	Max
Input Capacitance	10 pf
Output Capacitance	20 pf
I/O Capacitance	25 pf

## V<sub>cc</sub> SPECIFICATION

Low V<sub>cc</sub>

 $3.3V \pm 0.3V$ 

High  $V_{cc}$ 

 $5.0V \pm 0.5V$ 

<sup>\*</sup> Voltages on all pins with respect to GND.

# DC ELECTRICAL CHARACTERISTICS Z86E08

Symbol	Parameter	V <sub>cc</sub>	to 70°C		to 10	T <sub>A</sub> = -40°C to 105°C		Units	Conditions
			Min	Max	Min	Max			
	Max Input Voitage	3.0V 5.5V		12 12		12 12		V V	V <sub>IN</sub> = 250 μA V <sub>IN</sub> = 250 μA
V <sub>CH</sub>	Clock Input High Voltage	3.0V	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	1.7	٧	Driven by External Clock Generator
	-	5.5V	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	2.75	٧	Driven by External Clock Generator
V <sub>ct.</sub>	Clock Input Low Voltage	3.0V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	0.8	٧	Driven by External Clock Generator
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	1.5	٧	Driven by External Clock Generator
V <sub>er</sub>	Input High Voltage	3.0V	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	1.8	٧	
		5.5V	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	2.8	V	
V <sub>IL</sub>	Input Low Voltage	3.0V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	8.0	V	
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	1.5	٧	
V <sub>OH</sub>	Output High Voltge	3.0V	V <sub>cc</sub> -0.4		V <sub>cc</sub> -0.4	,	3.0	٧	I <sub>OH</sub> = -2.0 mA
VIII		5.5V	V <sub>cc</sub> -0.4		V <sub>cc</sub> -0.4		4.8	٧	$I_{0H}^{ord} = -2.0 \text{ mA}$
 V <sub>α.</sub> 1	Output Low Voltage	3.0V		0.8		0.8	0.2	٧	I <sub>oi</sub> = +4.0 mA
<b>U</b> L		5.5V		0.4		0.4	0.1	٧	$I_{OL}^{OL} = +4.0 \text{ mA}$
V <sub>or.</sub> 2	Output Low Voltage	3.0V		TBD		TBD	1.0	٧	I <sub>oL</sub> = +12 mA, 3 Pin Max
		5.5V		0.8		0.8	0.3	V	I <sub>ol.</sub> = +12 mA, 3 Pin Max
V <sub>offset</sub>	Comparator Input Offset Voltage	3.0V		25		25	10	mV	
	· ·	5.5V		25		25	10	mV	
V <sub>BO</sub>	V <sub>cc</sub> Brown Out Voltage	е	1.55	2.7	1.45	2.95	2.1	٧	@ 2 MHz Max, Ext. CLK Freq
l <sub>L</sub>	Input Leakage	3.0V	-1.0	1.0	-1.0	1.0		μA	V <sub>IN</sub> = OV, V <sub>CC</sub>
	(Input Bias Current of Comparator)	5.5V	-1.0	1.0	-1.0	1.0		μA	$V_{IN} = 0V, V_{CC}$
OL.	Output Leakage	3.0V	-1.0	1.0	-1.0	1.0		μA	V <sub>IN</sub> = OV, V <sub>CC</sub>
		5.5V	-1.0	1.0	-1.0	1.0		μA	$V_{iN} = OV, V_{CC}$

# **DC ELECTRICAL CHARACTERISTICS** (Continued) Z86E08

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 0°C to 70°C		T <sub>A</sub> = -4 to 10	10°C 5°C	Typical @ 25°C	Units	Conditions
				Max	Min	Max			
I <sub>cc</sub>	Supply Current (Standard Mode)	3.0V`		3.5		3.5	1.5	mA	All Output and I/O Pins Floating @ 2 MHz
	(oranga moss)	5.5V		7.0		7.0	3.0	mA	All Output and I/O Pins Floating @ 2 MHz
		3.0V		8.0		8.0	3.0	mA	All Output and I/O Pins Floating @ 8 MHz
		5.5V		11.0		11.0	6.0	mA	All Output and I/O Pins Floating @ 8 MHz
		3.0V		10		10	3.6	mA	All Output and I/O Pins Floating @ 12 MHz
		5.5V		15		15	9.0	mA	All Output and I/O Pins Floating @ 12 MHz
I <sub>cc</sub> 1	Standby Current (Standard Mode)	3.0V		2.5		2.5	0.7	mA	HALT Mode V <sub>N</sub> = 0V, V <sub>cc</sub> @ 2 MHz
		5.5V		4.0		5.0	2.5	mA	HÄLT Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> @ 2 MHz
		3.0V		4.0		4.0	1.0	mA	HÄLT Mode V <sub>m</sub> = 0V, V <sub>cc</sub> @ 8 MHz
		5.5V		5.0		5.0	3.0	mΑ	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 8 MHz
		3.0V		4.5		4.5	1.5	mA	HÄLT Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> @ 12 MHz
		5.5V		7.0		7.0	4.0	mA	HÄLT Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> @ 12 MHz
I <sub>cc</sub>	Supply Current (Low Noise Mode)	3.0V	1	3.5		3.5	1.5	mA	All Output and I/O Pins Floating @ 1 MHz
	(LUM NOISE MODE)	5.5V		7.0		7.0	3.0	mA	All Output and I/O Pins Floating @ 1 MHz
		3.0V		5.8		5.8	3.0	mA	All Output and I/O Pins Floating @ 2 MHz
		5.5V		9		9	6.0	mA	All Output and I/O Pins Floating @ 2 MHz
		3.0V		8		8	3.6	mA	All Output and I/O Pins Floating @ 4 MHz
		5.5V		11		11	9.0	mA	All Output and t/O Pins Floating @ 4 MHz

## DC ELECTRICAL CHARACTERISTICS (Continued) Z86E08

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 1 to 70	%C %C	T <sub>A</sub> = -	40°C 05°C	Typical @ 25°C	Units	Conditions
			Min	Max	Min	Max			
I <sub>cc</sub> 1	Standby Current (Low Noise Mode)	3.0V		0.8		2.5	8.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 1 MHz
	<b>,</b> ,	5.5V		1		1	1	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 1 MHz
		3.0V		0.8		0.8	0.8	mA	HÄLT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 2 MHz
		5.5V		1		1	1	mA	HÄLT Mode V <sub>IN</sub> = OV, V <sub>CC</sub> @ 2 MHz
		3.0V		TBD		TBD	TBD	mA	HÄLT Mode V <sub>IN</sub> = OV, V <sub>CC</sub> @ 4 MHz
		5.5V		2.0		2.0	TBD	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 4 MHz
I <sub>cc</sub> 2	Standby Current	3.0V		10		20	1.0	μА	STOP Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> WDT is not Running
		5.5V		10		20	1.0	μΑ	STOP Mode V <sub>IN</sub> = 0V, V <sub>cc</sub> WDT is not Running
I <sub>ALL</sub>	Auto Latch Low Current	3.0V		5.0		7.0	3.0	μА	0V < V <sub>IN</sub> < V <sub>GC</sub>
	• • • • • • • • • • • • • • • • • • • •	5.5V		15		20	11	μА	$0  \text{V} < \text{V}_{\text{\tiny NN}} < \text{V}_{\text{\tiny CC}}$
I <sub>ALH</sub>	Auto Latch High Current	3.0V		-2.5		-4.0	-1.5	μА	$0V < V_{IN} < V_{CC}$
	22.10.11	5.5V		-7.0		-9.0	-5.0	μΑ	$0  \text{V} < \text{V}_{\text{IN}} < \text{V}_{\text{CC}}$

I <sub>cc</sub> 1	Туре	Max	Unit	Freq
Clock Driven on Crystal	3.0	5.0	mA	8 MHz
or XTAL Resonator	0.3	50	mA	8 MHz

 <sup>[2]</sup> V<sub>ss</sub> = OV = GND
 [3] For 2.75V operating the device operates down to V<sub>so</sub>. The min operational V<sub>cc</sub> is determined on the value of the voltage V<sub>so</sub> at the ambient temperature. The V<sub>so</sub> increases as the temperature decreases.

## **AC ELECTRICAL CHARACTERISTICS**




Figure 20. Electrical Timing Diagram

# **AC ELECTRICAL CHARACTERISTICS** Z86E08 (Low Noise Mode)

No	Symbol	Parameter	$V_{cc}$		T_ = 0°C	TO 70°	C	T	_ = -40°C 1	TO 105°	°C	Units	Notes
	•		•	1 M			//Hz		ИHz	4 N			
				Min	Max	Min	Max	Min	Max	Min	Max		
1	TpC	Input Clock Period	3.3V	500		125	100,000	500	100,000	125	100,000	ns	[1]
	.,.		5.0V	500		125	100,000	500	100,000	125	100,000	ns	[1]
2 TrC,TfC	Clock Input Rise and Fall Times	3.3V		25		25		25	-	25	ns	[1]	
			5.0V		25		25		25			ns	
3	TwC	Input Clock Width	3.3V	225		37		225		37		ns	[1]
		•	5.0V	225		37		225		37		ns	[1]
4	TwTinL	Timer Input Low Width	3.3V	100		100		100		100		ns	[1]
		•	5.0V	70		70		70		70		ns	[1]

## **AC ELECTRICAL CHARACTERISTICS** (Continued) Z86E08 (Low Noise Mode)

No	Symbol	Parameter	V <sub>cc</sub>	T	_ = 0°0	TO 70°C	T_ = -	-40°C TO 10	5°C	Units	Notes
			00	1 M Min	Ĥz Max	4 MHz Min Max	1 MHz	z 4 Max Mi	MHz		
 5	TwTinH	Timer Input High Width	3.3V	1.5TpC		1.5TpC	1.5TpC	1.5T			[1]
			5.0V	1.5TpC		1.5TpC	1.5TpC	1.5T	oC		[1]
6	TpTin	Timer Input Period	3.3V 5.0V	4TpC 4TpC	•	4TpC 4TpC	4TpC 4TpC	4Tp 4Tp			[1] [1]
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.3V		100	100	1	100	100	ns	[1]
			5.0V		100	100	1	100	100	ns	[1]
8	TwiL	Int. Request Input Low Time	3.3V	100		100	100	10	)	ns	[1,2]
			5.0V	70		70	70	70	ı	ns	[1,2]
9	TwiH	Int. Request Input High Time	3.3V	1.5TpC		1.5TpC	1.5TpC	1.5T	оС		[1]
			5.0V	1.5TpC		1.5TpC	1.5TpC	1.5T	ОС		[1,2]
10	Twdt	Watchdog Timer	3.3V		25	25		25	25	ms	[1]
	imut	Delay Time	5.0V		15	15		15	15	ms	[1]

<sup>[1]</sup> Timing Reference uses 0.9  $\rm V_{cc}$  for a logic "1" and 0.1  $\rm V_{cc}$  for a logic "0". [2] Interrupt request via Port 3 (P31-P33)

## **AC ELECTRICAL CHARACTERISTICS**

Z86E08 (Standard Mode, Standard Temperature)

No	Symbol	Parameter	V <sub>cc</sub>	2 M Min	IHz Max	T <sub>A</sub> = 0°C T 8 M Min		12 Min	MHz Max	Units	Notes
1	ТрС	Input Clock Period	3.0V 5.5V	500 500		125 125	100,000 100,000	83 83	100,000 100,000	ns ns	[1] [1]
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V		25		25		15	n\$	[1]
			5.5V		25		25		15	ns	
3	TwC	Input Clock Width	3.0V 5.5V	225 225		37 37		26 26		ns ns	[1] [1]
4	TwTinL	Timer Input Low Width	3.0V 5.5V	100 70		100 70		100 70		ns ns	[1] [1]
5	TwTinH	Timer Input High Width	3.0V 5.5V	3TpC 3TpC		3TpC 3TpC		3TpC 3TpC		,	[1] [1]
6	TpTin	Timer Input Period	3.0V 5.5V	8TpC 8TpC		8TpC 8TpC		8TpC 8TpC			[1] [1]
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.0V		100		100		100	ns	[1]
			5.5V		100		100		100	ns	[1]
8	TwiL	Int. Request Input Low Time	3.0V	100		100		100		ns	[1,2]
		2011 111110	5.5V	70		70		70		ns	[1,2]
9	TwlH	Int. Request Input High Time	3.0V	ЗТрС		ЗТрС		ЗТрС			[1]
		rnga rano	5.5V	ЗТрС		3ТрС		ЗТрС			[1,2]
10	Twdt	Watchdog Timer Delay Time	3.0V		25		25		25	ms	[1]
		Dolay Tillio	5.5V		15		15		15	ms	[1]

<sup>[1]</sup> Timing Reference uses 0.9  $\rm V_{cc}$  for a logic "1" and 0.1  $\rm V_{cc}$  for a logic "0". [2] Interrupt request via Port 3 (P31-P33)

## AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Z86E08 (Standard Mode, Extended Temperature)

No	Symbol	Parameter	V <sub>cc</sub>	2 1	ViHz	T <sub>A</sub> = 40°C T 8 M		12	MHz	Units	Notes
				Min	Max	Min	Max	Min	Max		
1	ТрС	Input Clock Period	3.0V	500	100,000	125	100,000	83	100,000	ns	[1]
	·	•	5.5V	500	100,000	125	100,000	83	100,000	ns	[1]
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V		25		25		15	ns	[1]
			5.5V		25				15	ns	
3	TwC	Input Clock Width	3.0V	225		37		26		-	[1]
			5.5V	225		37		26		ns	[1]
4	TwTinL	Timer Input Low Width	3.0V	100		100		100		ns	[1]
		·	5.5V	70		70		70		ns	[1]
5	TwTinH	Timer Input High Width	3.0V	3TpC		ЗТрС		ЗТрС		***	[1]
		, -	5.5V	3ТрС		3TpC		ЗТрС			[1]
6	TpTin	Timer Input Period	3.0V	8ТрС		8ТрС		8ТрС			[1]
			5.5V	8ТрС		8ТрС		8TpC			[1]
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.0V		100		100		100	ns	[1]
			5.5V		100		100		100	ns	[1]
8	TwlL	Int. Request Input Low Time	3.0V	100		100		100		ns	[1,2]
			5. <b>5</b> V	70		70		70		ns	[1,2]
9	TwlH	Int. Request Input High Time	3.0V	ЗТрС		ЗТрС		ЗТрС		1 -	[1]
			5.5V	3TpC		3ТрС		3ТрС			[1,2]
10	Twdt	Watchdog Timer Delay Time	3.0V		25		25		25	ms	[1]
		Dody Time	5.5V		15		15		15	ms	[1]

<sup>[1]</sup> Timing Reference uses 0.9 V  $_{\rm cc}$  for a logic "1" and 0.1 V  $_{\rm cc}$  for a logic "0". [2] Interrupt request via Port 3 (P31-P33)

## **Z8 CONTROL REGISTER DIAGRAMS**




Figure 21. Timer Mode Register (F1<sub>u</sub>: Read/Write)




Figure 22. Counter Timer 1 Register (F2<sub>H</sub>: Read/Write)





Figure 23. Prescaler 1 Register (F3<sub>H</sub>: Write Only)



Figrue 24. Counter/Timer 0 Register (F4,: Read/Write)




Figure 25. Prescaler 0 Register (F5<sub>H</sub>: Write Only)




Figure 26. Port 2 Mode Register (F6<sub>H</sub>: Write Only)




Figure 27. Port 3 Mode Register (F7<sub>H</sub>: Write Only)

## **Z8 CONTROL REGISTER DIAGRAMS** (Continued)




Figure 28. Port 0 and 1 Mode Register (F8<sub>H</sub>; Write Only)




Figure 31. Interrupt Mask Register (FB<sub>u</sub>: Read/Write)




Figure 29. Interrupt Priority Register (F9.: Write Only)




Figure 32. Flag Register (FC<sub>H</sub>: Read/Write)




Figure 30. Interrupt Request Register (FA<sub>H</sub>: Read/Write)




Figure 33. Register Pointer (FD<sub>H</sub>: Read/Write)




Figure 34. Stack Pointer (FF<sub>H</sub>: Read/Write)

## INSTRUCTION SET NOTATION

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-
	register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
iR .	Indirect-register or indirect
	working-register address
lr	Indirect working-register address only
RR	Register pair or working register pair address

**Symbols.** The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
CC	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)


Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
Н	Half-carry flag
Affected flages	are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation
_	Unaffected
×	Undefined

## **CONDITION CODES**

Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	С	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	Mi	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater Than	[Z OR (S XOR V)] = 0
0010	LE	Less Than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater Than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C = 0  AND  Z = 0) = 1
0011	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0000	F	Never True	

## **INSTRUCTION FORMATS**



CCF, DI, EI, IRET, NOP, RCF, RET, SCF

OPC

OPC

dst

#### INSTRUCTION SUMMARY

**Note:** Assignment of a value is indicated by the symbol "\( --\)". For example:

Two-Byte Instructions

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

Three-Byte Instructions

dst ← dst + src

dst (7)

indicates that the source data is added to the destination data and the result is stored in the destination location. The

refers to bit 7 of the destination operand.

## **INSTRUCTION SUMMARY** (Continued)

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Αf	ags fec				
	dst src		c	Z	S	V	D	Н
ADC dst, src dst←dst + src +C	t	1[]	*	*	*	*	0	*
ADD dst, src dst←dst + src	†	야[]	*	*	*	*	0	*
AND dst, src dst←dst AND src	†	5[]	-	*	*	0	-	-
CALL dst SP←SP - 2 @SP←PC, PC←dst	DA IRR	D6 D4	-	-	-	•	-	-
CCF C←NOT C		EF	*	-	-	-	-	-
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-	-
COM dst	R	60	-	*	*	0	-	-
dst←NOT dst	IR	61						
CP dst, src dst - src	t	A[ ]	*	*	*	*	-	-
<b>DA</b> dst dst←DA dst	R IR	40 41	*	*	*	X	-	-
DEC dst dst←dst - 1	R IR	00 01	-	*	*	*	-	-
DECW dst dst←dst - 1	RR IR	80 81	-	*	*	*	-	-
<b>DI</b> IMR(7)←0		8F	-	-	-	-	-	-
<b>DJNZ</b> r, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	-	-	-	-
EI IMR(7)←1		9F	-	-	-	-	-	-
HALT		7F	-	-	-	-	-	-

Instruction and Operation	Mod		Opcode Byte (Hex)	Αf			_			
	dst	src		С	Z	S	٧	D	Н	
INC dst dst←dst + 1	r R IR		rE r = 0 - F 20 21	=	*	*	*	-	-	
INCW dst dst←dst + 1	RR IR		A0 A1	=	*	*	*	-	-	
IRET FLAGS←@SP; SP←SP + 1 PC←@SP; SP←SP + 2; IMR(7)←1			BF	*	*	*	*	*	k	
<b>JP</b> cc, dst if cc is true PC←dst	DA		cD c = 0 - F 30	-	-	-	-	-	-	
JR cc, dst if cc is true, PC←PC + dst Range: +127, -128	RA		cB c = 0 - F	-	-	-	-	-	_	
LD dst, src dst←src	r R r X r Ir R R IR IR	Im R r X r Ir r R IR IM IM R	rC r8 r9 r = 0 - F C7 D7 E3 F3 E4 E5 E6 E7	-	-	-	-	-	-	
LDC dst, src	r	Irr	C2	-	-	-	-	-	_	
LDCI dst,src r←r + 1;rr←rr + 1	lr	lrr	СЗ	-	-	-	-	-		
NOP			FF	-	-	-	-	-	-	
OR dst, src dst←dst OR src	†		4[]	-	*	*	0	-	-	

## **INSTRUCTION SUMMARY (Continued)**

Instruction and Operation	Мос	iress de src	Opcode Byte (Hex)	Αf				D	н
<b>POP</b> dst dst <b>←@</b> SP; SP←SP + 1	R IR		50 51	-	-	-	-	-	-
PUSH src SP←SP - 1; @SP←src		R IR	70 71	-	-	-	-	-	-
RCF C←0			CF	0	-	-	-	-	-
<b>RET</b> PC←@SP; SP←SP + 2			AF	-	-	-	-	-	-
RL dst	R IR		90 91	*	*	*	*	-	-
RLC dst	R IR		10 11	*	*	*	*	-	-
RR dst	R IR		E0 E1	*	*	*	*	-	-
RRC dst	R IR		C0 C1	*	*	*	*	-	-
SBC dst, src dst←dst←src←C	t		3[]	*	*	*	*	1	*
SCF C←1			DF	1	-	-	-	-	-
SRA dst	R IR		D0 D1	*	*	*	0	-	-
SRP src RP←src		lm	31	-	-	-	-	-	-
STOP			6F	-	-	-	•	-	-

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected							
	dst src		С	Z	s	٧	D	Н		
SUB dst, src dst←dst←src	†	2[]	*	*	*	*	1	*		
<b>SWAP</b> dst	R IR	F0 F1	X	*	*	X	-	-		
TCM dst, src (NOT dst) AND src	†	6[]	-	*	*	0	-	-		
TM dst, src dst AND src	t	7[]	-	*	*	0	-	-		
XOR dst, src dst←dst XOR src	t	B[ ]	-	*	*	0	-	-		
						_				

<sup>†</sup> These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[ ]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.


Addres dst	s Mode src	Lower Opcode Nibble
r	Г	[2]
r	Ir	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]

## **OPCODE MAP**

								Lo	wer Nib	oble (H	ex)							
		0	1	2	3	4	5	6	7	8		9	A	В	С	D	E	F
		6.5 <b>DEC</b> R1	6.5 DEC IR1	6.5 <b>ADD</b> r1, r2	6.5 <b>ADD</b> r1, lr2	10.5 ADD R2, R1	10.5 <b>ADD</b> IR2, R1	10.5 ADD R1, IM	10.5 <b>ADD</b> IR1, IM	6.5 <b>LD</b> r1, R2	L	.5 . <b>D</b> .R1	12/10.5 DJNZ r1, RA	12/10.0 <b>JR</b> cc, RA	6.5 <b>LD</b> r1, IM	12.10.0 <b>JP</b> cc, DA	6.5 INC r1	
	1	6.5 RLC R1	6.5 <b>RLC</b> IR1	6.5 <b>ADC</b> r1, r2	6.5 <b>ADC</b> r1, lr2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 <b>ADC</b> IR1, IM									
	2	6.5 INC R1	6.5 INC IR1	6.5 <b>SUB</b> r1, r2	6.5 SUB r1, lr2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 <b>SUB</b> IR1, IM			Ì						
	3	8.0 <b>JP</b> IRR1	6.1 SRP IM	6.5 <b>SBC</b> r1, r2	6.5 SBC r1, lr2	10.5 <b>SBC</b> R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC IR1, IM									
	4	8.5 <b>DA</b> R1	8.5 <b>DA</b> IR1	6.5 <b>OR</b> r1, r2	6.5 <b>OR</b> r1, ir2	10.5 <b>OR</b> R2, R1	10.5 <b>OR</b> IR2, R1	10.5 <b>OR</b> R1, IM	10.5 <b>OR</b> IR1, IM		ļ	İ						4.0 WDH
	5	10.5 <b>POP</b> R1	10.5 <b>POP</b> IR1	6.5 <b>AND</b> r1, r2	6.5 <b>AND</b> r1, lr2	10.5 AND R2, R1	10.5 <b>AND</b> IR2, R1	10.5 <b>AND</b> R1, IM	10.5 AND IR1, IM									5.0 <b>WDT</b>
œ.	6	6.5 <b>COM</b> R1	6.5 <b>COM</b> IR1	6.5 <b>TCM</b> r1, r2	6.5 <b>TCM</b> r1, lr2	10.5 <b>TCM</b> R2, R1	10.5 <b>TCM</b> IR2, R1	10.5 <b>TCM</b> R1, IM	10.5 <b>TCM</b> IR1, IM									6.0 <b>STOP</b>
ble (He)	7	10/12.1 <b>PUSH</b> R2	12/14.1 PUSH IR2	6.5 <b>TM</b> r1, r2	6.5 <b>TM</b> r1, lr2	10.5 <b>TM</b> R2, R1	10.5 <b>TM</b> IR2, R1	10.5 <b>TM</b> R1, IM	10.5 TM IR1, IM			Ì						7.0 HALT
Upper Nibble (Hex)	8	10.5 <b>DECW</b> RR1	10.5 DECW IR1			-												6.1 Di
5	9	6.5 RL R1	6.5 <b>RL</b> IR1															6.1 El
	A	10.5 INCW RR1	10.5 INCW IR1	6.5 <b>CP</b> r1, r2	6.5 <b>CP</b> r1, lr2	10.5 <b>CP</b> R2, R1	10.5 <b>CP</b> IR2, R1	10.5 <b>CP</b> R1, IM	10.5 <b>CP</b> IR1, IM									14.0 RET
	В	6.5 <b>CLR</b> R1	6.5 CLR IR1	6.5 <b>XOR</b> r1, r2	6.5 <b>XOR</b> r1, lr2	10.5 <b>XOR</b> R2, R1	10.5 <b>XOR</b> IR2, R1	10.5 <b>XOR</b> R1, IM	10.5 <b>XOR</b> IR1, IM			Ì						16.0 IRET
	С	6.5 <b>FRC</b> R1	6.5 RRC IR1	12.0 <b>LDC</b> r1, lrr2	18.0 <b>LDCI</b> lr1, lrr2				10.5 <b>LD</b> r1,x,R2									6.5 <b>RCF</b>
	D	6.5 \$RA R1	6.5 SRA IR1			20.0 CALL* IRR1		20.0 CALL DA	10.5 <b>LD</b> r2,x,R1									6.5 <b>SCF</b>
	E	6.5 <b>RR</b> R1	6.5 RR IR1		6.5 <b>LD</b> r1, IR2	10.5 <b>LD</b> R2, R1	10.5 <b>LD</b> IR2, R1	10.5 <b>LD</b> R1, IM	10.5 <b>LD</b> IR1, IM									6.5 CCF
	F	8.5 <b>SWAP</b> R1	8.5 SWAP IR1		6.5 <b>LD</b> Ir1, r2		10.5 <b>LD</b> R2, IR1			1		¥_		1	1			6.0 <b>NOP</b>
				_				_					2			<b>∼</b>		<b></b>
				2				3 B'	ytes pei	r Instru	ectio	n	-			•		•
						ower							Legen	<b>d:</b> bit addr				
					Op	ocode							r = 4-b	oit addre	ss			
		Execution Nibble Pipeline										$r = Ds^{t}$ $r2 = Src^{t}$						
				Cycles	5	4 .	Cycl	es					1 Seque	2 ence:				
			Up	per	_	10.5							Opcod	de, First		d,		
			Opc Nib	ode ——		CP• 11. R2	Мі	nemonik	•					d Opera The blai		ot define	d.	
				Fi • •			\.	and a					* 2-b\	rte instru	ction ap	opears as	a	
			c	First/ perand				cond erand						te instru				

## **PACKAGE INFORMATION**





18-Pin Plastic Package

## **ORDERING INFORMATION**

## **Z86E08**

2 MHz

8 MHz

12 MHz

Z86E0802PSC

Z86E0808PSC

Z86E0812PSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

## CODES

#### **Package**

P = Plastic DIP

V = Plastic Chip Carrier

C = Ceramic DIP

L = Ceramic LCC

## **Longer Lead Time**

F = Plastic Quad Flat Pack

## Temperature

 $E = -40^{\circ}C$  to  $+100^{\circ}C$ 

 $S = 0^{\circ}C$  to  $+ 70^{\circ}C$ 


## Speed

04 = 4 MHz

## **Environmental**

C = Plastic Standard

## Example:



## ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

## **CALIFORNIA** Agoura ...... 818-707-2160 Campbell......408-370-8120 Tustin......714-838-7800 COLORADO Boulder......303-494-2905 **FLORIDA** Largo ......813-585-2533 GEORGIA ILLINOIS Schaumburg ......708-517-8080 NEW HAMPSHIRE **NEW JERSEY** NORTH CAROLINA Raleigh .......919-790-7706 Seven Hills ......216-447-1480 **PENNSYLVANIA** Ambler......215-653-0230 **TEXAS** Dallas ......214-987-9987 WASHINGTON Seattle 206-523-3591

## INTERNATIONAL SALES OFFICES

CANADA Toronto	416-673-0634
GERMANY Munich	49-89-672-045
JAPAN Tokyo	81-3-587-0528
HONG KONG Kowloon	852-723-8979
KOREA Seoul	82-2-552-5401
SINGAPORE Singapore	65-235-7155
TAIWAN Taipei	886-2-741-3125
UNITED KINGDOM Maidenhead	44-628-392-00

© 1990 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog will not be responsible for any such changes. Zilog will not be responsible for notifying any user of changes. Zilog assumes no responsibility for the use of any circuitry or other technology embodied in a Zilog product. No patent licenses, industrial property rights, or other rights are implied.

Zilog will not be responsible for any damage to the user that may result from accidents or any other reasons during operations of the products described herein.

All specifications (parameters) are subject to change without notice. Zilog will not be responsible for any such changes. Zilog will not be responsible for notifying any user of changes. The applicable Zilog test documentation will specify which parameters are tested.

Zilog, Inc. 210 Hacienda Ave., Campbell, CA 95008-6609 Telephone (408) 370-8000 TWX 910-338-7621

DC-2542-01