FUJITSU SEMICONDUCTOR
DATA SHEET

DS04-28217-1E

ASSP For Video Applications

CMOS

# 8-bit 140 MSPS A/D Converter

MB40C318V

■ DESCRIPTION

MB40C318V is a high-speed A/D converter using a fast CMOS technology.

■ FEATURES

- Resolution : 8 bit
- Linearity error : ±0.40% (standard)
- Maximum conversion rate : 140 MSPS (minimum)
- Power supply voltage : 5 V (standard: digital input)
  3.3 V (standard: A/D converter)
- Clock input voltage range : PECL level (140 MHz max differential input CLKEP, CLKEN)
  TTL level (70 MHz max two-phase input CLKA, CLKB)
- Digital input voltage range : TTL level (RESET)
  3.3 V CMOS level ($\overline{CE}$, $\overline{OE}$, CKSEL, DSEL)
- Digital output voltage range : 3.3 V CMOS level compatible
- Analog input voltage range : 0 to 3.0 V (2 Vp-p)
- Analog input capacitance : 22 pF (standard)
- Power dissipation : 300 mW (standard)
- Additional features : Reference voltage generator circuit: V_{REFT} = 3.0 V, V_{REFB} = 1.0 V
  High impedance output, power down function
  1:2 demultiplex output enable (RESET action enable)
  1/2 deviding clock output
  Cross sampling at 70 MHz (two-phase CLK) enable (CLKA, CLKB)
- Package : LQFP48 (7 mm × 7 mm, lead pitch 0.5 mm)

■ PACKAGE

48-pin Plastic LQFP


(FPT-48P-M05)

MB40C318V

■ PIN ASSIGNMENT

(TOP VIEW)

Top pins (48–37): V_{R3}, V_{REFT}, V_{RT}, AV_{DD}, AV_{SS}, DV_{DD}, CLKOA, DV_{SS}, D_{A0} (LSB), D_{AI}, D_{A2}, D_{A3}

Left pins (1–12): V_{R2}, V_{R1}, AV_{DD}, AV_{SS}, V_{REFB}, V_{RB}, AV_{SS}, V_{INA}, AV_{DD}, CKSEL, $\overline{CE}$, AV_{SS}

Right pins (36–25): D_{A4}, D_{A5}, D_{A6}, D_{A7} (MSB), CLKEN, CLKA, CLKB, CLKEP, RESET, DV_{DDI}, D_{B0} (LSB), D_{B1}

Bottom pins (13–24): AV_{DD}, $\overline{OE}$, DSEL, DV_{DD}, CLKOB, DV_{SS}, (MSB) D_{B7}, D_{B6}, D_{B5}, D_{B4}, D_{B3}, D_{B2}

MB40C318V

■ PIN DESCRIPTION

Pin No.	Symbol	Description	
3, 9, 13, 45	AV$_{DD}$	Analog power supply (+3.3 V)	
16, 43	DV$_{DD}$	Digital power supply (+3.3 V)	
27	DV$_{DDI}$	Digital power supply for digital input (+5.0 V)	
4, 7, 12, 44	AV$_{SS}$	Analog power supply ground pin (0 V)	
18, 41	DV$_{SS}$	Digital power supply ground pin (0 V)	
33 to 40	D$_{A7}$ to D$_{A0}$	Digital output pin (Port A) D$_{A7}$: MSB, D$_{A0}$: LSB	
19 to 26	D$_{B7}$ to D$_{B0}$	Digital output pin (Port B) D$_{B7}$: MSB, D$_{B0}$: LSB	
11	$\overline{CE}$	Power down at $\overline{CE}$ input "H" (internal pull-up resistor)	
14	$\overline{OE}$	Digital output (Both Port A, B) and clock output (CLKOA, CLKOB) are high impedance at $\overline{OE}$ input "H" .	
10	CKSEL	Mode of operation setting input pin (Refer to「■ MODE SETTING」)	
15	DSEL		
28	RESET	Dividing circuit reset input pin (See「■ TIMING DIAGRAM」2, 3)	
29	CLKEP	Differential clock (positive-phase) input pin (max 140 MHz)	PECL level
32	CLKEN	Differential clock (negative-phase) input pin (max 140 MHz)	
31	CLKA	Two-phase clock (A ch) input pin (max 70 MHz)	TTL level
30	CLKB	Two-phase clock (B ch) input pin (max 70 MHz)	
42	CLKOA	Clock output pin (See 「■ TIMING DIAGRAM」1 to 4)	
17	CLKOB	Clock output pin (See 「■ TIMING DIAGRAM」1 to 4)	
8	V$_{INA}$	Analog input pin Input range is V$_{RT}$ to V$_{RB}$ (0 V to 3.0 V: 2 Vp-p)	
2 1 48	V$_{R1}$ V$_{R2}$ V$_{R3}$	Reference 1/4 voltage output pin (Add 0.1 μF for AV$_{SS}$) Reference 1/2 voltage output pin (Add 0.1 μF for AV$_{SS}$) Reference 3/4 voltage output pin (Add 0.1 μF for AV$_{SS}$)	
46	V$_{RT}$	Reference voltage input pin on top side	
47	V$_{REFT}$	Reference voltage output pin By connecting to V$_{RT}$, 0.9 × AV$_{DD}$ (≒ 3 V) is generated.	
6	V$_{RB}$	Reference voltage input pin on bottom side	
5	V$_{REFB}$	Reference voltage output pin By connecting to V$_{RB}$, 0.3 × AV$_{DD}$ (≒ 1 V) is generated.	

The values in parentheses are standard.

MB40C318V

■ BLOCK DIAGRAM

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min.	**Max.**	
Power supply voltage	AV_{DD}, DV_{DD}	−0.3	+4.0	V
	DV_{DDI}	−0.3	+7.0	V
Input/output voltage	V_{INA}, V_{RT}, V_{RB}, V_{REFT}, V_{REFB}, V_{R1}, V_{R2}, V_{R3}, $\overline{CE}$, CKSEL	−0.3	AV_{DD}+0.3[*1]	V
	D_{A0} to D_{A7}, D_{B0} to D_{B7}, CLKOA, CLKOB, DSEL, $\overline{OE}$,	−0.3	DV_{DD}+0.3[*1]	V
	CLKEP, CLKEN, CLKA, CLKB, RESET	−0.3	DV_{DDI}+0.3[*2]	V
Storage temperature	T_{STG}	−55	+125	°C

*1: Do not exceed +4.0 V.
*2: Do not exceed +7.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

5

MB40C318V

■ RECOMMENDED OPERATING CONDITIONS

Parameter		Symbol	Value			Unit
			Min.	Typ.	Max.	
Power supply voltage		AV_{DD}, DV_{DD}	3.00	3.30	3.60	V
		DV_{DDI}	4.75	5.00	5.25	V
Analog input voltage		V_{INA}	V_{RB}	—	V_{RT}	V
Analog reference voltage: T		V_{RT}	—	—	3.00	V
Analog reference voltage: B		V_{RB}	0.00	—	—	V
Analog reference voltage range		$V_{RT} - V_{RB}$	1.90	2.00	2.10	V
Digital "H" level input voltage	CKSEL, $\overline{CE}$	V_{IHD}	$AV_{DD} - 0.5$	—	—	V
	$\overline{OE}$, DSEL		$DV_{DD} - 0.5$	—	—	V
	CLKA, CLKB, RESET		2.6	—	—	V
	CLKEP, CLKEN		$DV_{DDI} - 1.1$	—	$DV_{DDI} - 0.6$	V
Digital "L" level input voltage	CKSEL, $\overline{CE}$	V_{ILD}	—	—	0.5	V
	$\overline{OE}$, DSEL		—	—	0.5	V
	CLKA, CLKB, RESET		—	—	0.5	V
	CLKEP, CLKEN		$DV_{DDI} - 2.0$	—	$DV_{DDI} - 1.45$	V
Digital input voltage range	CLKEP, CLKEN	$V_{IHD} - V_{ILD}$	0.4	0.8	—	V
Digital input current		I_{ID}	−20	—	5	μA
Differential clock frequency		f_{CLKEP}, f_{CLKEN}	0.1	—	140	MHz
Two-phase clock frequency		f_{CLKA}, f_{CLKB}	0.1	—	70	MHz
Minimum clock pulse width (differential)		t_{WS}^+, t_{WS}^-	3.0	3.5	—	ns
Minimum clock pulse width (two-phase)		t_{WD}^+, t_{WD}^-	6.0	7.0	—	ns
Clock pulse rising/falling time		t_r, t_f	—	2.0	—	ns
RESET signal setup time		t_s	1.5	—	—	ns
RESET signal hold time		t_h	1.5	—	—	ns
Operating temperature range		Ta	−20	—	+70	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB40C318V

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics in Analog Section

$(AV_{DD} = DV_{DD} = 3.00 \text{ V to } 3.60 \text{ V}, DV_{DDI} = 4.75 \text{ V to } 5.25 \text{ V}, Ta = -20°C \text{ to } +70°C)$

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Resolution	—	—	8	—	bit
Linearity error	LE	—	±0.40	±0.6	%
Differential linearity error	DLE	—	±0.20	±0.36	%
Analog input capacity	C_{INA}	—	22	—	pF
Reference voltage: T	V_{REFT}	$0.88 \times AV_{DD}$	$0.91 \times AV_{DD}$	$0.94 \times AV_{DD}$	V
Reference voltage: B	V_{REFB}	$0.27 \times AV_{DD}$	$0.3 \times AV_{DD}$	$0.33 \times AV_{DD}$	V
Reference current	I_{RB}	−15	−10	—	mA
Analog supply current	AI_{DD}	—	60.0	100	mA
Digital supply current	DI_{DD}	—	30.0	45	mA
	DI_{DDI}	—	1	3	mA
Standby current	I_{SB}	—	1	—	mA

• DC Characteristics in Digital Section

$(AV_{DD} = DV_{DD} = 3.00 \text{ V to } 3.60 \text{ V}, DV_{DDI} = 4.75 \text{ V to } 5.25 \text{ V}, Ta = -20°C \text{ to } +70°C)$

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Digital "H" level output voltage	V_{OHD}	$DV_{DD} - 0.4$	—	DV_{DD}	V
Digital "L" level output voltage	V_{OLD}	—	—	0.4	V
Digital "H" level output current	I_{OHD}	−400	—	—	μA
Digital "L" level output current	I_{OLD}	—	—	1.6	mA

MB40C318V

• Switching Characteristics

$(AV_{DD} = DV_{DD} = 3.00 \text{ V to } 3.60 \text{ V}, DV_{DDI} = 4.75 \text{ V to } 5.25 \text{ V}, Ta = -20°C \text{ to } +70°C)$

Parameter		Symbol	Value			Unit
			Min.	Typ.	Max.	
Maximum conversion rate		f_S	140	—	—	MSPS
Aperture time	Timing diagram 1 to 3	t_{AD}	—	3.5	—	ns
	Timing diagram 4		—	2.0	—	ns
Digital output delay time	Timing diagram 1	t_{pdS}	4	8	11.5	ns
		t_{pdSO}	$t_{WS}^+ + 4$	$t_{WS}^+ + 8$	$t_{WS}^+ + 11$	ns
	Timing diagram 2	t_{pdM1}	4	7	11.5	ns
		t_{pdM1O}	$T + 4$	$T + 7$	$T + 11$	ns
	Timing diagram 3	t_{pdM2}	4	7	11.5	ns
		t_{pdM2O}	$T + 4$	$T + 7$	$T + 11$	ns
	Timing diagram 4	t_{pdD}	3	6	10.5	ns
		t_{pdDO}	$t_{WD}^+ + 2$	$t_{WD}^+ + 6$	$t_{WD}^+ + 10$	ns

■ DIGITAL OUTPUT BUFFER LOAD CIRCUIT

To the measurement point ○————•————○ Measurement point

$C_L = 18 \text{ pF}$

DV_{SS} Note: C_L includes a stray capacitance of a probe and a fixture.

■ MODE SETTING

CKSEL	DSEL	Mode	Timing Diagram
H	H	Differential CLK input-straight output mode	Timing diagram 1
H	L	Differential CLK input-demultiplex output (in-phase) mode	Timing diagram 2
L	H	Differential CLK input-demultiplex output (two-phase) mode	Timing diagram 3
L	L	Two-phase CLK input mode (CLKA, CLKB)	Timing diagram 4

MB40C318V

■ TIMING DIAGRAM 1

Differential CLK input-straight output mode

- CLKEP = CLKEN = 140 MHz (max)
- CLKA = CLKB = L (DV$_{SS}$)
- CKSEL = H (AV$_{DD}$)
- DSEL = H (DV$_{DD}$)
- RESET = H (DV$_{DDI}$)
- $\overline{CE}$ = L (AV$_{SS}$)
- $\overline{OE}$ = L (DV$_{SS}$)

- Differential CLK input — Solid line: CLKEP, Dotted line: CLKEN
- V$_{INA}$ input — Sampling at CLKEP rising (CLKEN falling)
- D$_{A0}$ to D$_{A7}$ — Output (after 5 CLK + t$_{pdS}$ from Sampling) at CLKEP rising (CLKEN falling)

MB40C318V

■ TIMING DIAGRAM 2

Differential CLK input-demultiplex output (in-phase) mode

- CLKEP = CLKEN = 140 MHz (max)
- CLKA = CLKB = L (DV$_{SS}$)
- CKSEL = H (AV$_{DD}$)
- DSEL = L (DV$_{SS}$)
- $\overline{CE}$ = L (AV$_{SS}$)
- $\overline{OE}$ = L (DV$_{SS}$)

- Differential CLK input — Solid line: CLKEP, Dotted line: CLKEN
- V$_{INA}$ input — Sampling at CLKEP rising (CLKEN falling)
- D$_{A0}$ to D$_{A7}$ — Output (after 5 CLK + t$_{pdM1}$ from Sampling) at CLKEP rising (CLKEN falling)
- D$_{B0}$ to D$_{B7}$ — Output (after 6 CLK + t$_{pdM1}$ from Sampling) at CLKEP rising (CLKEN falling)

10

■ TIMING DIAGRAM 3

Differential CLK input-demultiplex output (two-phase) mode

- CLKEP = CLKEN = 140 MHz (max)
- CLKA = CLKB = L (DV$_{SS}$)
- CKSEL = L (AV$_{SS}$)
- DSEL = H (DV$_{DD}$)
- $\overline{CE}$ = L (AV$_{SS}$)
- $\overline{OE}$ = L (DV$_{SS}$)

- Differential CLK input — Solid line: CLKEP, Dotted line: CLKEN
- V$_{INA}$ input — Sampling at CLKEP rising (CLKEN falling)
- D$_{A0}$ to D$_{A7}$ — Output (after 5 CLK + t$_{pdM2}$ from Sampling) at CLKEP rising (CLKEN falling)
- D$_{B0}$ to D$_{B7}$ — Output (after 5 CLK + t$_{pdM2}$ from Sampling) at CLKEP rising (CLKEN falling)

MB40C318V

■ TIMING DIAGRAM 4

Two-phase CLK input mode (CLKA, CLKB)

- CLKEP = L (DV$_{SS}$), CLKEN = H (DV$_{DDI}$) or CLKEP = H (DV$_{DDI}$), CLKEN = L (DV$_{SS}$)
- CLKA = CLKB = 70 MHz (max)
- CKSEL = L (AV$_{SS}$)
- DSEL = L (DV$_{SS}$)
- RESET = H (DV$_{DDI}$) or RESET = L (DV$_{SS}$)
- $\overline{CE}$ = L (AV$_{SS}$)
- $\overline{OE}$ = L (DV$_{SS}$)

- V$_{INA}$ input — Sampling (A ch) at CLKA falling
  - Sampling (B ch) at CLKB falling
- D$_{A0}$ to D$_{A7}$ — Output (after 2.5 CLK + t$_{pdD}$ from Sampling) at CLKA rising
- D$_{B0}$ to D$_{B7}$ — Output (after 3 CLK + t$_{pdD}$ from Sampling) at CLKB falling

12

MB40C318V

■ TYPICAL APPLICATION

$0.1\ \mu F$

To avoid voltage fluctuation at operation of reference voltage generator circuit (V_{REFT}, V_{REFB})
V_{REFT}: $150\ \mu F$, V_{REFB}: $330\ \mu F$

13

MB40C318V

■ **USAGE PRECAUTIONS**

• Be sure to ground the pins of AV_{DD}, DV_{DD}, DV_{DDI}, V_{RT}, V_{RB}, V_{R1}, V_{R2}, and V_{R3} via high-frequency capacitor.
Place the high-frequency capacitor as close as possible to the pin.
• To avoid generation of undesired current owing to indetermination of internal logic, set $\overline{CE}$ to "H" at powering
on and input more than five clock pulses just after operation ($\overline{CE}$: H → L).

■ **ORDERING INFORMATION**

Part number	Package	Remark
MB40C318VPFV	48-pin Plastic LQFP (FPT-48P-M05)	

MB40C318V

■ PACKAGE DIMENSION

48-pin Plastic LQFP
(FPT-48P-M05)

9.00±0.20(.354±.008)SQ

7.00±0.10(.276±.004)SQ

36   25

37   24

$\square$ 0.08(.003)

INDEX

48   13

Details of "A" part

$1.50^{+0.20}_{-0.10}$
$\left(.059^{+.008}_{-.004}\right)$ (Mounting height)

0~8°

0.10±0.10
(.004±.004)
(Stand off)

0.50±0.20
(.020±.008)

0.45/0.75
(.018/.030)

0.25(.010)

LEAD No. 1   12

"A"

0.50±0.08
(.020±.003)

$0.18^{+0.08}_{-0.03}$
$\left(.007^{+.003}_{-.001}\right)$

$\oplus$ 0.08(.003) Ⓜ

0.145±0.055
(.006±.002)

© 1998 FUJITSU LIMITED F48013S-3C-6

Dimensions in mm (inches).

MB40C318V

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

http://www.fmap.com.sg/

F9903
© FUJITSU LIMITED Printed in Japan