MOTOROLA SEMICONDUCTOR **TECHNICAL DATA**

Product Preview

1M × 40 Bit Dynamic Random **Access Memory Module**

for Error Correction Applications

The MCM40100S and MCM40L100S are 40M, dynamic random access memory (DRAM) modules organized as 1,048,576 × 40 bits. The module is a 72-lead single-in-line memory module (SIMM) consisting of ten MCM514400 DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 µF (min) decoupling capacitor mounted under each DRAM. The MCM514400 is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM40100 = 16 ms (Max)

MCM40L100 = 128 ms (Max)

- Consists of Ten 1M \times 4 DRAMs, and Ten 0.22 μ F (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

MCM40100S-80 = 80 ns (Max)

MCM40100S-10 = 100 ns (Max)

· Low Active Power Dissipation:

MCM40100S-80 = 5.78 W (Max)MCM40100S-10 = 4.95 W (Max)

Low Standby Power Dissipation:

TTL Levels = 110 mW (Max)


CMOS Levels (MCM40100) = 55 mW (Max)

(MCM40L100) = 22 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A3	27	DQ23	39	V _{SS}	51	DQ9	63	DQ14
4	DQ1	16	A 4	28	A 7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	Vcc	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	NC	45	NC	57	DQ12	69 .	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	VCC	71	ECC7
12	A0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	VSS

MCM40100 MCM40L100




PIN NAMES					
A0-A9 Address Inputs DQ0-DQ31 Data Input/Output ECC0-ECC7 Error Correction Data I/O CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0, RAS2 Row Address Strobe W Read/Write Input CD Configuration Detection VCC Power (+ 5 V) VSS Ground NC No Connection					

All power supply and ground pins must be connected for proper operation of the device.

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.



BLOCK DIAGRAM



Presence Detect Pin Out								
Pin Name	70 ns	80 ns	100 ns					
PD1 PD2 PD3 PD4	Vss Vss Vss NC	VSS VSS NC VSS	V _{SS} V _{SS} V _{SS} V _{SS}					
CD	Vss	Vss	Vss					

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	7.9	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0		
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	٧	1

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	l _{CC1}	_ _	1050 900	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	ICC2	_	20	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	lcc3	<u> </u>	1050 900	mA	2
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	I _{CC4}	_	700 600	mA	2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM40100 MCM40Ł100	I _{CC5}	_	10 4	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM40100-80, t _{RC} = 150 ns MCM40100-10, t _{RC} = 180 ns	ICC6		1050 900	mA	2
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)	I _{lkg(I)}	- 100	+ 100	μΑ	
Output Leakage Current (CAS at Logic 1, VSS ≤ Vout ≤ VCC)	lkg(O)	- 20	20	μА	
Output High Voltage (I _{OH} = - 5 mA)	Voн	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	V	

NOTES:

All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0–A9)	C _{I1}		60	pF	1
Input Capacitance (W)	C _{I2}	_	80	pF	1
Input Capacitance (RAS0, RAS2)	C _{I3}		45	pF	1
Input Capacitance (CAS0–CAS3)	C _{I4}	_	31	pF	1
I/O Capacitance (DQ0–DQ31)	C _{DQ1}	_	17	pF	1
I/O Capacitance (ECC0–ECC7)	C _{DQ2}		17	pF	1

NOTE:

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

Syn	Symbol		MCM40100-80		MCM40100-10		
Standard	Alternate	Min	Max	Min	Max	Unit	Notes
tRELREL	tRC	150	_	180	_	ns	5
†CELCEL	tPC	50		60		ns	
t _{RELQV}	†RAC	_	80	_	100	ns	6, 7
†CELQV	†CAC	_	20		25	ns	6, 8
†AVQV	^t AA	_	40	_	50	ns	6, 9
tCEHQV	^t CPA	_	45	_	55	ns	6
†CELQX	tCLZ	0	_	0	_	ns	6
^t CEHQZ	^t OFF	0	20	0	20	ns	10
t _T	tΤ	3	50	3	50	ns	
tREHREL	t _{RP}	60	_	70	_	ns	
tRELREH	tRAS	80	10,000	100	10,000	ns	
tRELREH	†RASP	80	100,000	100	100,000	ns	
†CELREH	^t RSH	25	_	25	_	ns	
^t RELCEH	t _{CSH}	80	-	100	_	ns	
†CELCEH	t _{CAS}	20	10,000	25	10,000	ns	
†RELCEL	^t RCD	20	60	25	75	ns	11
†RELAV	^t RAD	15	40	20	50	ns	12
	Standard tRELREL tCELCEL tRELQV tCELQV tAVQV tCEHQV tCEHQX tCEHQZ tT tREHREL tRELREH tRELREH tRELREH tRELCEL	Standard Alternate trelrel trec trelov trac trelov tr	Standard Alternate Min tRELREL tRC 150 tCELCEL tPC 50 tRELQV tRAC — tCELQV tCAC — tAVQV tAA — tCEHQV tCPA — tCELQX tCLZ 0 tCEHQZ tOFF 0 tT tT 3 tREHREL tRP 60 tRELREH tRAS 80 tRELREH tRSH 25 tRELCEH tCSH 80 tCELCEH tCAS 20 tRELCEL tRCD 20	Standard Alternate Min Max tRELREL tRC 150 — tCELCEL tPC 50 — tRELQV tRAC — 80 tCELQV tCAC — 20 tAVQV tAA — 40 tCEHQV tCPA — 45 tCELQX tCLZ 0 — tCEHQZ tOFF 0 20 tT tT 3 50 tREHREL tRP 60 — tRELREH tRAS 80 10,000 tRELREH tRSP 80 100,000 tCELREH tRSH 25 — tCELCEH tCAS 20 10,000 tRELCEL tRCD 20 60	Standard Alternate Min Max Min tRELREL tRC 150 — 180 tCELCEL tPC 50 — 60 tRELQV tRAC — 80 — tCELQV tCAC — 20 — tAVQV tAA — 40 — tCEHQV tCPA — 45 — tCELQX tCLZ 0 — 0 tCEHQZ tOFF 0 20 0 tT tT tT 3 50 3 tREHREL tRP 60 — 70 tRELREH tRAS 80 10,000 100 tRELREH tRASP 80 100,000 100 tCELREH tRSH 25 — 25 tRELCEH tCAS 20 10,000 25 tRELCEL tRCD 20 60 25	Standard Alternate Min Max Min Max tRELREL tRC 150 — 180 — tCELCEL tPC 50 — 60 — tRELQV tRAC — 80 — 100 tCELQV tCAC — 20 — 25 tAVQV tAA — 40 — 50 tCEHQV tCPA — 45 — 55 tCELQX tCLZ 0 — 0 — tCEHQZ tOFF 0 20 0 20 tT tT 3 50 3 50 tREHREL tRP 60 — 70 — tRELREH tRAS 80 10,000 100 10,000 tRELREH tRSH 25 — 25 — tCELREH tRSH 25 — 25 — t	Standard Alternate Min Max Min Max Unit tRELREL tRC 150 — 180 — ns tCELCEL tPC 50 — 60 — ns tRELQV tRAC — 80 — 100 ns tCELQV tCAC — 20 — 25 ns tAVQV tAA — 40 — 50 ns tCEHQV tCPA — 45 — 55 ns tCELQX tCLZ 0 — 0 — ns tCEHQZ tOFF 0 20 0 20 ns tT tT 3 50 3 50 ns tREHREL tRP 60 — 70 — ns tRELREH tRASP 80 10,000 100 100,000 ns tCELREH tRSH <t< td=""></t<>

NOTES:

- 1. V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and $V_{IH})$ in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- $5. \ \ \, \text{The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range} \\$ $(0^{\circ}C \le T_{\mbox{\scriptsize A}} \le 70^{\circ}C)$ is assured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 \text{ V}.$
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $11. \ \ \, \text{Operation within the t_{RCD} (max) limit ensures that t_{RCD} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater and t_{RCD} (max) is specified as a reference point only is specified as a reference point only is specified as a reference point only is specified as a reference point on t_{RCD} (max) is specified as a reference point only is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on t_{RCD} (max) is specified as a reference point on$ than the specified $t_{\mbox{RCD}}$ (max) limit, then access time is controlled exclusively to $t_{\mbox{CAC}}$.
- $12. \ \ \, \text{Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater and t_{RAD} (max) is specified as a reference point only is specified as a reference point on the specified as a reference point only is specified as a reference point on the specified and the specified as a reference point on the specified and the specified as a reference point on the specified as a r$ than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 Δ t / Δ V.


READ AND WRITE CYCLES (Continued)

	Symbol		MCM40100-80		MCM40100-10			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
CAS to RAS Precharge Time	^t CEHREL	tCRP	5	_	10	_	ns	
CAS Precharge Time (Page Mode Cyle Only)	^t CEHCEL	t _{CP}	10		10	_	ns	
Row Address Setup Time	†AVREL	†ASR	0	_	0		ns	
Row Address Hold Time	^t RELAX	^t RAH	10	_	15	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	ns	
Column Address Hold Time	[†] CELAX	^t CAH	15	_	20	_	ns	
Column Address Hold Time Referenced to RAS	†RELAX	^t AR	60		75	_	ns	
Column Address to RAS Lead Time	t _{AVREH}	t _{RAL}	40		50	_	ns	
Read Command Setup Time	^t WHCEL	t _{RCS}	0	_	0	_	ns	
Read Command Hold Time Referenced to CAS	[†] CEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	twcH	15	_	20	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	60	_	75	_	ns	
Write Command Pulse Width	†WLWH	tWP	15	_	20	_	ns	
Write Command to RAS Lead Time	^t WLREH	†RWL	20		25		ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	20	_	25		ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	14, 15
Data in Hold Time	^t CELDX	^t DH	15	_	20	_	ns	14, 15
Data in Hold Time Referenced to RAS	^t RELDX	t _{DHR}	60	_	75	_	ns	
Refresh Period MCM40100 MCM40L100	†RVRV	[†] RFSH	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	ns	15, 16
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	<u> </u>	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	30		30		ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0		0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	^t CPT	40	_	50	_	ns	
CAS Precharge Time	†CEHCEL	^t CPN	10	_	15	_	ns	


NOTES:

- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in random write cycles.
- 15. Early write only (twcs ≥ twcs (min)).
 16. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisifed, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 to A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



MCM40100 • MCM40L100 MOTOROLA 10

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the module. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The ten address bus pins on the device are time multiplexed with two separate 10-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of twenty address bits will decode one of the 1,048,576 word locations in the device. The column address strobe follows the row address strobe by a specified minimum and maxium time called tRCD, which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up the external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. These are, however, two other variations in addressing the module, one is called the RAS only refresh cycle (described later) where a 9-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A9 is not required for refresh. The other variation, which is called page mode, allows the user to column access all words within a selected row. (See PAGE-MODE CYCLES section.)

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, which is covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VIL level. The CAS clock must also make a transition from V_{IH} to the V_{IL} level at the specified t_{RCD} timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the t_{RCD} maximum specification for an access (data valid) from the RAS clock edge to be guaranteed $(t_{\mbox{\scriptsize RAC}}).$ If the $t_{\mbox{\scriptsize RCD}}$ maximum condition is not met, the access (t_{CAC}) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and defines the tRCD minimum specification. The time difference between t_{RCD} minimum and t_{RCD} maximum can be used to absorb skew delays in switching the address bus from the row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (t_{RAS}) period for the \overline{RAS} clock and the minimum

mum (t_{CAS}) period for the \overline{CAS} clock. The \overline{RAS} clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write (\overline{W}) input must be held at the V_{IH} level from the time the \overline{CAS} clock makes its active transition (t_{RCS}) to the time when it transitions into the inactive (t_{RCH}) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the write (\overline{W}) clock must go active (V_{IL} level) at or before the \overline{CAS} clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tcwl) and the row strobe to write lead time (thul). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at V_{IL} level).

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at all 1024 column locations on a selected row. Page access (t_{CAC}) is typically half the regular \overline{RAS} clock access (t_{RAC}) on the Motorola 1M dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 10-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the \overline{RAS} clock, followed by the column address and \overline{CAS} clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter \overline{CAS} cycles (tpc). The \overline{CAS} cycle time (tpc) consists of the \overline{CAS} clock active time (tCAS), and \overline{CAS} clock precharge time (tcp) and two transitions. In practice, any combination of read and write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the module needs to be refreshed at least once every 16 milliseconds. This is accomplished by sequentially cycling through the 1024 row address locations every 16 milliseconds (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the module will also refresh all the words associated with the particular row(s) decoded.

RAS-Only Refresh

In this refresh method, the system must perform a \overline{RAS} -only cycle on 1024 row addresses every 16 milliseconds. The row addresses are latched in with the \overline{RAS} clock, and the associated internal row locations are refreshed. As the heading implies, the \overline{CAS} clock is not required and must be inactive or at a V_{IH} level.

CAS Before **RAS** Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by t_{CSR}). This activates the internal refresh counter which generates the row address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **CAS** before **RAS** refresh counter test. This refresh counter

test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See **CAS** before **RAS** refresh counter test cycle timing diagram.

The test can be performed only after a minimum of **8 CAS** before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

PACKAGE DIMENSION

S PACKAGE SIMM MODULE **CASE 866A-02**




	MILLIM	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
A	107.82	108.08	4.245	4.255		
В	31.62	31.88	1.245	1.255		
С		9.14	_	0.360		
D	1.02	1.07	0.040	0.042		
F	3.18	BSC	0.125	BSC		
G	1.27	BSC	0.050	BSC		
Н		0.25		0.010		
J	1.19	1.37	0.047	0.054		
K	0.25		0.100			
L	44.45	REF	1.750 REF			
M	1.90	2.16	0.075	0.085		
N	10.16	BSC	0.400	BSC		
Р	3.18	T -	0.125			
Q	3.12	3.22	0.123	0.127		
R	6.22	6.48	0.245	0.255		
S	5.72		0.225			
Ü	101.1	9 BSC	3.984 BSC			
٧	_	5.28		0.208		
W	1.12	T -	0.044			
X	1.52	1.63	0.060	0.064		

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

ORDERING INFORMATION (Order by Full Part Number)



NOTE: Contact your Motorola representative for further information on the Gold Pad SIMM packages.

MOTOROLA MCM40100 • MCM40L100