
## **DISCRETE SEMICONDUCTORS**

# DATA SHEET



# BLF0810-180; BLF0810S-180 Base station LDMOS transistors

Preliminary specification

2002 Aug 02

Philips
Semiconductors





## BLF0810-180; BLF0810S-180

#### **FEATURES**


- · Easy power control
- Excellent ruggedness
- · High power gain
- · Excellent thermal stability
- Designed for broadband operation (800 MHz to 1 GHz)
- · Internally matched for ease of use.

#### **APPLICATIONS**

- Common source class-AB operation applicable in the 860 to 960 MHz frequency range
- CDMA and multi carrier applications.

#### **PINNING - SOT502A**

PIN	DESCRIPTION
1	drain
2	gate
3	source; connected to flange



#### DESCRIPTION

180 W LDMOS power transistor for base station applications at frequencies from 800 MHz to 1000 MHz.

Typical CDMA IS95 performance at standard settings at a supply voltage of 28 V and I<sub>DQ</sub> = 1125 mA, channel bandwidth is 30 kHz, adjacent channels at  $\pm$  750 kHz and at  $\pm$  1.98 MHz:

Output power = 35 W Gain = 15.6 dB Efficiency = 26 %

ACPR <-45 dBc at 750 kHz and BW = 30 kHz ACPR <-63 dBc at 1.98 MHz and BW = 30 kHz

#### **PINNING - SOT502B**

PIN	DESCRIPTION
1	drain
2	gate
3	source; connected to flange




Fig.2 Simplified outline SOT502B (BLF0810S-180)

## **QUICK REFERENCE DATA**

Typical RF performance at T<sub>h</sub> = 25 °C in a common source test circuit.

MODE OF OPERATION	f (MHz)	V <sub>DS</sub> (V)	P <sub>L</sub> (W)	G <sub>p</sub> (dB)	η <sub>D</sub> (%)	d <sub>3</sub> (dBc)	ACPR (dB)
Class-AB (2-tone)	$f_1 = 890.0$ $f_2 = 890.1$	28	140 (PEP)	15.2	35	-30	ı
CDMA <sup>(1)</sup>	881.5	28	32	15.6	26	_	<-45 <sup>(2)</sup> <-63 <sup>(3)</sup>
CDMA multi carrier signal <sup>(4)</sup>	881.5	28	14	15.6	16	_	<-52 <sup>(2)</sup> <-56 <sup>(3)</sup>

#### Note

- 1. IS95 CDMA (Pilot, Paging, Sync, and Trafic Codes 8 trough 13)
- 2. ACPR 750 kHz at BW = 30 kHz
- 3. ACPR 1.98 MHz at BW = 30 kHz
- 4. 3 adjacent carriers with 32 channels walsh codes each.

## Base station LDMOS transistors

BLF0810-180; BLF0810S-180

## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		_	75	V
$V_{GS}$	gate-source voltage		_	±15	V
T <sub>stg</sub>	storage temperature		-65	150	°C
T <sub>j</sub>	junction temperature		_	200	°C

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-c</sub>	thermal resistance from junction to case	$T_h = 25$ °C, $P_L = 35$ W avg, note 1	<0.42	K/W
R <sub>th hs-j</sub>	thermal resistance from heatsink to junction	T <sub>h</sub> = 25 °C, P <sub>L</sub> = 32 W avg, note 2	<0.62	K/W

## Note

- 1. Thermal resistance is determined under RF operating conditions.
- 2. Depends of installation.

## **CHARACTERISTICS**

 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0; I_D = 3 \text{ mA}$	75	_	_	V
$V_{GSth}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_D = 300 \text{ mA}$	4	_	5	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = 36 V	_	_	1	μΑ
I <sub>DSX</sub>	on-state drain current	$V_{GS} = V_{GS(th)} + 9 \text{ V}; V_{DS} = 10 \text{ V}$	45	_	_	Α
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_	_	1	μΑ
9 <sub>fs</sub>	forward transconductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 A	_	9	_	S
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 9 V; I <sub>D</sub> = 10 A	_	60	_	mΩ

BLF0810-180; BLF0810S-180

#### APPLICATION INFORMATION

RF performance in a common source class-AB circuit.  $T_h = 25 \, ^{\circ}C$ ;.


MODE OF OPERATION	f (MHz)	V <sub>DS</sub> (V)	P <sub>L</sub> (W)	I <sub>DQ</sub> (mA)	G <sub>p</sub> (dB)	η <sub>D</sub> (%)	d <sub>3</sub> (dBc)	ACPR (dB)
Class-AB (2-tone)	$f_1 = 890.0$ $f_2 = 890.1$	28	140 (PEP)	1125	15.2	35	-30	ı
CDMA <sup>(1)</sup>	881.5	28	32	1250	15.6	26	_	<-45 <sup>(2)</sup> <-63 <sup>(3)</sup>
CDMA multi carrier signal <sup>(4)</sup>	881.5	28	14	1250	15.6	16	_	<-52 <sup>(2)</sup> <-56 <sup>(3)</sup>


#### Note

- 1. IS95 CDMA (Pilot, Paging, Sync, and Trafic Codes 8 trough 13)
- 2. ACPR 750 kHz at BW = 30 kHz
- 3. ACPR 1.98 MHz at BW = 30 kHz
- 4. 3 adjacent carriers with 32 channels walsh codes each.

## Ruggedness in class-AB operation

The BLF0810-180 and BLF0810S-180 are capable of withstanding a load mismatch corresponding to VSWR = 15 : 1 through all phases at  $V_{DS} = 27 \text{ V}$ ;  $P_L = 126 \text{ W}$  (PEP).






Preliminary specification Philips Semiconductors

## Base station LDMOS transistors

## BLF0810-180; BLF0810S-180



 $V_{DS} = 27 \ V; I_{DQ} = 1.1 \ A; f_1 = 890.0 \ MHz; f_2 = 890.1 \ MHz$ 

 $T_{\text{heatsink}}$ : (1) = -40 °C (2) = 20 °C

Fig.5 Fifth order intermodulation distortion as a function of the load power at different temperatures.






Fig.6 Seventh order intermodulation distortion as a function of the load power at different temperatures.




the load power



2002 Aug 02 5

## Base station LDMOS transistors

## BLF0810-180; BLF0810S-180






Fig.10 CDMA IS95 ACPR distortion as a function of the load power at different temperatures.

## Base station LDMOS transistors

## BLF0810-180; BLF0810S-180




Fig.11 Input impedance as a function of frequency (series components):typical values; values compromised for different parameters





Fig.12 Load impedance as a function of frequency (series components); typical values; values compromised for different parameters.



2002 Aug 02

Philips Semiconductors





Fig.14 Circuit for 860 to 900 MHz test circuit.

Philips Semiconductors



Dimensions in mm.

The components are situated on one side of the copper-clad Rogers 6006 printed-circuit board ( $\epsilon_r = 6.15$ ); thickness = 25 mils. The other side is unetched and serves as a ground plane.

Fig.15 Circuit for 860 to 900 MHz test circuit.

9

## Base station LDMOS transistors

BLF0810-180; BLF0810S-180

## List of components

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS
C1, C6, C13, C14, C15, C16, C17	multilayer ceramic chip capacitor; note 1	68 pF	
C2	multilayer ceramic chip capacitor; note 1	330 nF	
C3	multilayer ceramic chip capacitor; note 1	100 nF	
C4, C9, C10, C11, C12	tantalum capacitor	10 μF	
C5, C18	air trimmer capacitor	5 pF	
C7, C8	multilayer ceramic chip capacitor	8.2 pF	
R1	potentiometer	1 kΩ	
Q1	7808 voltage regulator		
Q2	BLF0910-140 LDMOS transistor		
L1	stripline; note 2		5.22 × 0.92 mm
L2	stripline; note 2		6.47 × 0.92 mm
L3	stripline; note 2		5.38 × 4.8 mm
L4	stripline; note 2		2.4 × 0.92 mm
L5	Ferroxcube		
L6	stripline; note 2		9.73 × 0.92 mm
L7	stripline; note 2		1.82 × 9.3 mm
L8	stripline; note 2		8.15 × 17.9 mm
L9	stripline; note 2		44 × 0.92 mm
L10	stripline; note 2		18.45 × 28.3 mm
L11	stripline; note 2		9.95 × 5.38 mm
L12, L13	stripline; note 2		37.6 × 3.35 mm
L14	stripline; note 2		2.36 × 0.92 mm
L15, L16	stripline; note 2		4.22 × 0.92 mm

## **Notes**


- 1. American Technical Ceramics type 100A or capacitor of same quality.
- 2. The striplines are on a double copper-clad Rogers 6006 printed-circuit board ( $\epsilon_r = 6.15$ ); thickness = 0.64 mm

BLF0810-180; BLF0810S-180

## **PACKAGE OUTLINE**

## Flanged LDMOST ceramic package; 2 mounting holes; 2 leads

SOT502A



## DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	С	D	D <sub>1</sub>	E	E <sub>1</sub>	F	Н	L	р	Q	q	U <sub>1</sub>	U <sub>2</sub>	w <sub>1</sub>	w <sub>2</sub>
mm	4.72 3.99	12.83 12.57			19.96 19.66	9.50 9.30	9.53 9.25		19.94 18.92		3.38 3.12	1.70 1.45	27.94	34.16 33.91	9.91 9.65	0.25	0.51
inches	0.186 0.157										0.133 0.123		1.100	1.345 1.335	0.390 0.380	0.01	0.02

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE	
	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT502A					<del>99-10-13</del> 99-12-28

BLF0810-180; BLF0810S-180


## **PACKAGE OUTLINE**


## Earless flanged LDMOST ceramic package; 2 leads


SOT502B


## Package under development

Philips Semiconductors reserves the right to make changes without notice.









## DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	С	D	D <sub>1</sub>	E	E <sub>1</sub>	F	Н	L	Q	U <sub>1</sub>	U <sub>2</sub>	w <sub>2</sub>
mm	4.72 3.99	12.83 12.57	0.15 0.08	20.02 19.61		9.50 9.30	9.53 9.25	1.14 0.89	19.94 18.92	5.33 4.32	1.70 1.45	20.70 20.45	9.91 9.65	0.25
inches	0.186 0.157	0.505 0.495	0.006 0.003							0.210 0.170			0.390 0.380	0.010

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	IEC JEDEC EIAJ				PROJECTION
SOT502B						<del>99-12-16</del> 99-12-28

## Base station LDMOS transistors

BLF0810-180; BLF0810S-180

#### **DATA SHEET STATUS**

DATA SHEET STATUS(1)	PRODUCT STATUS <sup>(2)</sup>	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

#### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

## **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

## Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2001

SCA73

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

budgetnum/printrun/ed/pp14

Date of release: 2002 Aug 02

Document order number: 9397 750 10684

Let's make things better.

Philips Semiconductors



