

16-bit Proprietary Microcontroller

CMOS

F²MC[®]-16LX MB90330 Series

MB90333A/F334A/V330A

■ DESCRIPTION

The MB90330 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also MiniHost operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

* : F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.


■ FEATURES

• Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
The main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
Clock for USB is 48 MHz
Machine clock frequency of 6 MHz, 12 MHz, or 24 MHz selectable
- Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating V_{CC} = 3.3 V.

(Continued)

■ PACKAGES



(Continued)

- **The maximum memory space : 16 MB**
- **24-bit addressing**
- **Bank addressing**
- **Instruction system**
 - Data types : Bit, Byte, Word and Long word
 - Addressing mode (23 types)
 - Enhanced high-precision computing with 32-bit accumulator
 - Enhanced Multiply/Divide instructions with sign and the RETI instruction
- **Instruction system compatible with high-level language (C language) and multitask**
 - Employing system stack pointer
 - Instruction set symmetry and barrel shift instructions
- **Program Patch Function (2 address pointer)**
- **4-byte instruction queue**
- **Interrupt function**
 - Priority levels are programmable
 - 32 interrupts function
- **Data transfer function**
 - Extended intelligent I/O service function (EI²OS) : Maximum of 16 channels
 - μ DMAC : Maximum 16 channels
- **Low Power Consumption Mode**
 - Sleep mode (with the CPU operating clock stopped)
 - Time-base timer mode (with the oscillator clock and time-base timer operating)
 - Stop mode (with the oscillator clock stopped)
 - CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
 - Watch mode (with 32 kHz oscillator clock and watch timer operating)
- **Package**
 - LQFP-120P (FPT-120P-M05 : 0.40 mm pin pitch)
 - LQFP-120P (FPT-120P-M21 : 0.50 mm pin pitch)
- **Process : CMOS technology**
- **Operation guaranteed temperature : – 40 °C to + 85 °C (0 °C to + 70 °C when USB is in use)**

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

- I/O port : Max 94 ports
- Time-base timer : 1 channel
- Watchdog timer : 1 channel
- Watch timer : 1channel
- 16-bit reload timer : 3 channels
- Multi-functional timer
 - 16-bit free run timer : 1 channel
 - Output compare : 4 channels
An interrupt request can be output when the 16-bit free-run timer value matches the compare register value.
 - Input capture : 4channels
Upon detection of the effective edge of the signal input to the external input pin, the input capture unit sets the input capture data register to the 16-bit free-run timer value to output an interrupt request.
 - 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) the period and duty of the output pulse can be set by the program.
 - 16-bit PWC timer : 1 channel
Timer function and pulse width measurement function
- UART : 4 channels
 - Full-duplex double buffer (8-bit length)
 - Asynchronous transfer or clock-synchronous serial (I/O extended serial) transfer can be set.
- I/O extended serial interface : 1 channel
- DTP/External interrupt circuit (8 channels)
 - Activate the extended intelligent I/O service by external interrupt input
 - Interrupt output by external interrupt input
- Delay interrupt output module
 - Output an interrupt request for task switching
- 8/10-bit A/D converter : 16 channels
 - 8-bit resolution or 10-bit resolution can be set.
- USB : 1 channel
 - USB function (conform to USB2.0 Full Speed)
 - Full Speed is supported/Endpoint are specifiable up to six.
 - Dual port RAM (The FIFO mode is supported).
 - Transfer type : Control, Interrupt, Bulk, or Isochronous transfer possible
 - USB Mini Host function
- I²C Interface : 3 channels
 - Supports Intel SM bus standard and Phillips I²C bus standards
 - Two-wire data transfer protocol specification
 - Master and slave transmission/reception

Note : I²C license :

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

• MB90330 Series

Part number	MB90V330A	MB90F334A	MB90333A
Type	For evaluation	Built-in Flash memory	Built-in Mask ROM
ROM capacity	No	384 Kbytes	256 Kbytes
RAM capacity	28 Kbytes	24 Kbytes	16 Kbytes
Emulator-specific power supply *	Used bit	—	
CPU functions	Number of basic instructions : 351 instructions Minimum instruction execution time : 41.6 ns/at oscillation of 6 MHz (When 4 times are used : Machine clock of 24 MHz) Addressing type : 23 types Program Patch Function : For 2 address pointers Maximum memory space : 16 Mbytes		
Ports	I/O Ports (CMOS) 94 ports		
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable It can also be used for I/O serial Built-in special baud-rate generator Built-in 4 channels		
16-bit reload timer	16-bit reload timer operation Built-in 3 channels		
Multi-functional timer	16-bit free run timer × 1 channel Output compare × 4 channels Input capture × 4 channels 8/16-bit PPG timer (8-bit mode × 6 channels, 16-bit mode × 3 channels) 16-bit PWC timer × 1 channel		
8/10-bit A/D converter	16 channels (input multiplex) 8-bit resolution or 10-bit resolution can be set. Conversion time : 7.16 μs at minimum (24 MHz machine clock at maximum)		
DTP/External interrupt	8 channels Interrupt factor : “L”→“H” edge/“H”→“L” edge/“L” level/“H” level selectable		
I ² C	3 channels		
I/O extended serial interface	1 channel		
USB	1 channel USB function (conform to USB2.0 Full Speed) USB Mini-HOST function		
External bus interface	For multibus/non-multibus		
Withstand voltage of 5 V	16 ports (excluding VBUS and I/O for I ² C)		
Low Power Consumption Mode	Sleep mode/Time-base timer mode/Stop mode/CPU intermittent mode/ Watch mode		
Process	CMOS		
Operating voltage	3.3 V ± 0.3 V (at maximum machine clock 24 MHz)		

* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.


■ PACKAGES AND PRODUCT MODELS

Package	MB90333A	MB90F334A	MB90V330A
FPT-120P-M05 (LQFP-0.40 mm)	○	○	×
FPT-120P-M21 (LQFP-0.50 mm)	○	○	×
PGA-299C-A01 (PGA)	×	×	○

○ : Yes × : No

Note : For detailed information on each package, see “■ PACKAGE DIMENSIONS”.

PIN ASSIGNMENT



PIN DESCRIPTION

Pin no. QFPM05 QFPM21	Pin name	Circuit type*	Description
108, 107	X0, X1	A	Terminals to connect the oscillator. When connecting an external clock, leave the X1 pin side unconnected.
13, 14	X0A, X1A	A	32 kHz oscillation terminals.
90	RSTX	F	External reset input pin.
93 to 100	P00 to P07	H	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)
	AD00 to AD07		Function as an I/O pin for the low-order external address and data bus in multiplex mode.
	D00 to D07		Function as an output pin for the low-order external data bus in non-multiplex mode.
101 to 104	P10 to P13	H	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD13 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
	AD08 to AD11		Function as an I/O pin for the high-order external address and data bus in multiplex mode.
	D08 to D11		Function as an output pin for the high-order external data bus in non-multiplex mode.
109 to 112	P14 to P17	H	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD14 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
	AD12 to D15		Function as an I/O pin for the high-order external address and data bus in multiplex mode.
	D12 to D15		Function as an output pin for the high-order external data bus in non-multiplex mode.
113 to 116	P20 to P23	D	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
	A16 to A19		When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16 to A19).
	A16 to A19		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16 to A19).

(Continued)

Pin no. QFPM05 QFPM21	Pin name	Circuit type*	Description
117 to 120	P24 to P27	D	This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
	A20 to A23		When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20 to A23).
	A20 to A23		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20 to A23).
	PPG0 to PPG3		Function as ch0 to ch3 output pins for the 8-bit PPG timer.
1	P30	D	General purpose input/output port.
	A00		Function as the external address pin in non-multi-bus mode.
	TIN1		Function as an event input pin for 16-bit reload timer ch1.
2	P31	D	General purpose input/output port.
	A01		Function as the external address pin in non-multi-bus mode.
	TOT1		Function as the output pin for 16-bit reload timer ch1.
3	P32	D	General purpose input/output port.
	A02		Function as the external address pin in non-multi-bus mode.
	TIN2		Function as an event input pin for 16-bit reload timer ch2.
4	P33	D	General purpose input/output port.
	A03		Function as the external address pin in non-multi-bus mode.
	TOT2		Function as the output pin for 16-bit reload timer ch2.
5 to 8	P34 to P37	D	General purpose input/output port.
	A04 to A07		Function as the external address pin in non-multi-bus mode.
9	P40	G	General purpose input/output port.
	A08		Function as the external address pin in non-multi-bus mode.
	TIN0		Function as an event input pin for 16-bit reload timer ch0.
10	P41	G	General purpose input/output port.
	A09		Function as the external address pin in non-multi-bus mode.
	TOT0		Function as the output pin for 16-bit reload timer ch0.
11	P42	G	General purpose input/output port.
	A10		Function as the external address pin in non-multi-bus mode.
	SIN0		Function as a data input pin for UART ch0.
12	P43	G	General purpose input/output port.
	A11		Function as the external address pin in non-multi-bus mode.
	SOT0		Function as a data output pin for UART ch0.
17	P44	G	General purpose input/output port.
	A12		Function as the external address pin in non-multi-bus mode.
	SCK0		Function as a clock I/O pin for UART ch0.

(Continued)

Pin no. QFPM05 QFPM21	Pin name	Circuit type*	Description
18	P45	G	General purpose input/output port.
	A13		Function as the external address pin in non-multi-bus mode.
	SIN1		Function as a data input pin for UART ch1.
19	P46	G	General purpose input/output port.
	A14		Function as the external address pin in non-multi-bus mode.
	SOT1		Function as a data output pin for UART ch1.
20	P47	G	General purpose input/output port.
	A15		Function as the external address pin in non-multi-bus mode.
	SCK1		Function as a clock I/O pin for UART ch1.
81	P50	L	General purpose input/output port.
	ALE		Function as the address latch enable signal (ALE) pin in external bus mode.
82	P51	L	General purpose input/output port.
	$\overline{\text{RD}}$		Function as the read strobe output ($\overline{\text{RD}}$) pin in external bus mode.
83	P52	L	General purpose input/output port.
	$\overline{\text{WRL}}$		Function as the data write strobe output ($\overline{\text{WRL}}$) pin on the lower side in external bus mode. This pin functions as a general-purpose I/O port when the WRE bit in the EPCR register is "0".
84	P53	L	General purpose input/output port.
	$\overline{\text{WRH}}$		Function as the data write strobe output ($\overline{\text{WRH}}$) pin on the higher side in bus width 16-bit external bus mode. This pin functions as a general-purpose I/O port when the WRE bit in the EPCR register is "0".
85	P54	L	General purpose input/output port.
	HRQ		Function as the hold request input (HRQ) pin in external bus mode. This pin functions as a general-purpose I/O port when the HDE bit in the EPCR register is "0".
86	P55	L	General purpose input/output port.
	$\overline{\text{HAK}}$		Function as the hold acknowledge output ($\overline{\text{HAK}}$) pin in external bus mode. This pin functions as a general-purpose I/O port when the HDE bit in the EPCR register is "0".
91	P56	L	General purpose input/output port.
	RDY		Function as the external ready input (RDY) pin in external bus mode. This pin functions as a general-purpose I/O port when the RYE bit in the EPCR register is "0".
92	P57	L	General purpose input/output port.
	CLK		Function as the machine cycle clock output (CLK) pin in external bus mode. This pin functions as a general-purpose I/O port when the CKE bit in the EPCR register is "0".
21, 22	P60, P61	C	General purpose input/output port. (With stand voltage of 5 V)
	INT0, INT1		Function as external interrupt ch0 and ch1 input pins.

(Continued)







Pin no. QFPM05 QFPM21	Pin name	Circuit type*	Description
23	P62	C	General purpose input/output ports. (Withstand voltage of 5 V)
	INT2		Function as an external interrupt ch2 input pin.
	SIN		Simple serial IO data input pin.
24	P63	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT3		Function as an external interrupt ch3 input pin.
	SOT		Simple serial IO data output pin.
25	P64	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT4		Function as an external interrupt ch4 input pin.
	SCK		Simple serial IO clock input/output pin.
26	P65	C	General purpose input/output port. (Withstand voltage of 5 V)
	INT5		Function as an external interrupt ch5 input pin.
	PWC		Function as the PWC input pin.
27	P66	C	General purpose input/output port.
	INT6		Function as an external interrupt ch6 input pin.
	SCL0		Function as the ch0 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
28	P67	C	General purpose input/output port.
	INT7		Function as an external interrupt ch7 input pin.
	SDA0		Function as the ch0 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
39 to 46	P70 to P77	I	General purpose input/output port.
	AN0 to AN7		Function as input pins for analog ch0 to ch7.
48 to 55	P80 to P87	I	General purpose input/output port.
	AN8 to AN15		Function as input pins for analog ch8 to ch15.
29	P90	D	General purpose input/output port.
	SIN2		Function as a data input pin for UART ch2.
30	P91	D	General purpose input/output port.
	SOT2		Function as a data output pin for UART ch2.
31	P92	D	General purpose input/output port.
	SCK2		Function as a clock I/O pin for UART ch2.
32	P93	D	General purpose input/output port.
	SIN3		Function as a data input pin for UART ch3.
33	P94	D	General purpose input/output port.
	SOT3		Function as a data output pin for UART ch3.
34	P95	D	General purpose input/output port.
	SCK3		Function as a clock I/O pin for UART ch3.
35	P96	C	General purpose input/output port. (Withstand voltage of 5 V)
	ADTG		Function as the external trigger input pin when the A/D converter is being used.
	FRCK		Function as the external clock input pin when the free-run timer is being used.

(Continued)





Pin no. QFPM05 QFPM21	Pin name	Circuit type*	Description
56 to 59	PA0 to PA3	C	General purpose input/output port.
	IN0 to IN3		Serve as the input capture ch0 to ch3 trigger inputs.
60 to 63	PA4 to PA7	C	General purpose input/output port.
	OUT0 to OUT3		Serve as the output compare ch0 to ch3 event output pins.
64	PB0	C	General purpose input/output port.
	SCL1		Function as the ch1 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
65	PB1	C	General purpose input/output port.
	SDA1		Function as the ch1 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
66	PB2	C	General purpose input/output port.
	SCL2		Function as the ch2 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
67	PB3	C	General purpose input/output port.
	SDA2		Function as the ch2 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
68	PB4	C	General purpose input/output port. (Withstand voltage of 5 V)
69, 70	PB5, PB6	D	General purpose input/output port.
	PPG4, PPG5		Function as ch4 and ch5 output pins for the 8-bit PPG timer.
71	VBUS	C	Terminal for state detection of USB cable.
73	DVM	K	USB function D– pin.
74	DVP	K	USB function D+ pin.
77	HVM	K	USB Mini Host D– pin.
78	HVP	K	USB Mini Host D+ pin.
80	HCONX	E	External pull-up resistor connect pin.
36	AVcc	—	A/D converter power supply pin.
37	AVRH	J	A/D converter external reference power supply pin.
38	AVss	—	A/D converter power supply pin.
87 to 89	MD2 to MD0	B	Operation mode select input pin.
15	Vcc	—	Power supply pin.
75	Vcc	—	Power supply pin.
79	Vcc	—	Power supply pin.
105	Vcc	—	Power supply pin.
16	Vss	—	Power supply pin (GND).
47	Vss	—	Power supply pin (GND).
72	Vss	—	Power supply pin (GND).
76	Vss	—	Power supply pin (GND).
106	Vss	—	Power supply pin (GND).

* : For circuit information, see “■ I/O CIRCUIT TYPE”.

■ I/O CIRCUIT TYPE



Type	Circuit	Remarks
A		• High-rate oscillation feedback resistor, approx.1 MΩ • Low-rate oscillation feedback resistor, approx.10 MΩ • Withstandby control
B		• CMOS hysteresis input
C		• CMOS hysteresis input • Nch open drain output
D		• CMOS output • CMOS hysteresis input (With input interception function at standby) Notes : • The I/O port and internal resources share one output buffer for their outputs. • The I/O port and internal resources share one input buffer for their input.
E		• CMOS output
F		• CMOS hysteresis input with pull-up • Resistor value : approx. 50 kΩ

(Continued)

Type	Circuit	Remarks
G	 Open drain control signal Hysteresis input Standby control signal	- CMOS output - CMOS hysteresis input (With input interception function at standby) - With open drain control signal
H	 CTL Pout Nout CMOS input Standby control signal	- CMOS output - CMOS input (With input interception function at standby) - Programmable pull-up Resistor approx. 50 kΩ
I	 Pout Nout Hysteresis input Standby control signal A/D converter analog input	- CMOS output - CMOS hysteresis input (With input interception function at standby) - Analog input (The A/D converter analog input is enabled when the corresponding bit in the analog input enable register (ADER) is 1.) Notes: - The I/O port and internal resources share one output buffer for their outputs. - The I/O port and internal resources share one input buffer for their outputs.
J	 AVRH input A/D converter analog input enable signal	A/D converter (AVRH) voltage input pin

(Continued)

(Continued)

Type	Circuit	Remarks
K	 D + input D-input Differential input Full D + output Full D-output Low D + output Low D-output Direction Speed	• USB I/O pin
L	 Pch Pout Nch Nout CMOS input Standby control signal	• CMOS output • CMOS input (With input interception function at standby) Notes: • The I/O port and internal resources share one output buffer for their outputs. • The I/O port and internal resources share one input buffer for their outputs.

■ HANDLING DEVICES

1. Preventing latchup and turning on power supply

Latchup may occur on CMOS IC under the following conditions:

1. If a voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins.
2. A voltage higher than the rated voltage is applied between V_{CC} and V_{SS} .
3. If the AV_{CC} power supply is turned on before the V_{CC} voltage.

Ensure that you apply a voltage to the analog power supply at the same time as V_{CC} or after you turn on the digital power supply. (when you perform power-off, turn off the analog power supply first or at the same time as V_{CC} and the digital power supply).

If latch-up occurs, the supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let any voltage exceed the maximum rating.


2. Treatment of unused pins

Leaving unused input pins open may cause a malfunction. These pins must therefore be set to a pull-up or pull-down state. If the A/D converter is not used, connect the pins under the following conditions:

$AV_{CC} = AVR_H = V_{CC}$, and $AV_{SS} = V_{SS}$.

3. About the attention when the external clock is used

- Using external clock



4. Treatment of power supply pins (V_{CC}/V_{SS})

When using multiple V_{CC} and V_{SS} pins, always connect all power supply pins to V_{CC} or ground externally in the device design to prevent latchup, lower the level of unnecessary electro-magnetic emission, prevent misoperation of strobe signals due to a rise in the ground voltage level and remain within the total output current rating. The power supply source should be connected to the V_{CC} and V_{SS} of this device at the lowest possible impedance. It is also advisable to connect a bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} near this device.

5. About Crystal oscillator circuit

Noise near the X0/X1, X0A/X1A pin may cause the device to malfunction. Ensure that you should provide bypass capacitors via shortest distances from X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and ground lines and try best to prevent lines of oscillation circuits from crossing the lines of other circuits. It is highly recommended that you should use a printed circuit board artwork because you can expect stable operations from it.

6. Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL internal automatic oscillator circuit. Performance of this operation, however, cannot be guaranteed.

7. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power switching.

8. When the dual-supply is used as a single-supply device


If you are using only a single-system of the MB90330 series that come in the dual-system product, use it with $X0A = VSS$: $X1A = OPEN$.

9. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.13 V and 3.6 V.

For normal writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM



* : Channel for use in 8-bit mode. Three channels (ch1, ch3, ch5) are used in 16-bit mode.


Note : I/O ports share pins with peripheral function (resources) .

For details, see "■ PIN ASSIGNMENT" and "■ PIN DESCRIPTION".

Note also that pins used for peripheral function (resources) cannot serve as I/O ports.

■ MEMORY MAP

Single chip mode (with ROM mirror function)




Memory map of MB90330 series (1/3)

- Notes :
- When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000H to FFFFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.
 - For setting the ROM mirror function, see "9. ROM mirror function selection module" in "■ PERIPHERAL RESOURCES".
 - In the area of F80000H to F8FFFFH and FC0000H to FCFFFFH at MB90F334, a value of "1" is read at read operating.
 - In the area of FA0000H to FAFFFFH and FC0000H to FCFFFFH at MB90333, a value of "1" is read at read operating.


- Reference :
- The ROM mirror function is for using the C compiler small model.
 - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
 - When the C compiler small model is used, the data table mirror image can be shown at "008000_H to 00FFFF_H" by storing the data table at "FF8000_H to FFFFFF_H". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.

Internal ROM external bus mode (with ROM mirror function)



Memory map of MB90330 series (2/3)


External ROM external bus mode




Memory map of MB90330 series (3/3)

■ F²MC-16L CPU PROGRAMMING MODEL


• Dedicated register



• General purpose register



• Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000000 _H	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXX _B
000001 _H	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXX _B
000002 _H	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXX _B
000003 _H	PDR3	Port 3 Data Register	R/W	Port 3	XXXXXXXX _B
000004 _H	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXX _B
000005 _H	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXXXX _B
000006 _H	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXX _B
000007 _H	PDR7	Port 7 Data Register	R/W	Port 7	XXXXXXXX _B
000008 _H	PDR8	Port 8 Data Register	R/W	Port 8	XXXXXXXX _B
000009 _H	PDR9	Port 9 Data Register	R/W	Port 9	- XXXXXXX _B
00000A _H	PDRA	Port A Data Register	R/W	Port A	XXXXXXXX _B
00000B _H	Prohibited				
00000C _H	PDRB	Port B Data Register	R/W	Port B	- XXXXXXX _B
00000D _H	DDRB	Port B Direction Register	R/W	Port B	- 0 0 0 0 0 0 0 _B
00000E _H	Prohibited				
00000F _H					
000010 _H	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0 _B
000011 _H	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0 _B
000012 _H	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0 _B
000013 _H	DDR3	Port 3 Direction Register	R/W	Port 3	0 0 0 0 0 0 0 0 _B
000014 _H	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0 _B
000015 _H	DDR5	Port 5 Direction Register	R/W	Port 5	0 0 0 0 0 0 0 0 _B
000016 _H	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0 _B
000017 _H	DDR7	Port 7 Direction Register	R/W	Port 7	0 0 0 0 0 0 0 0 _B
000018 _H	DDR8	Port 8 Direction Register	R/W	Port 8	0 0 0 0 0 0 0 0 _B
000019 _H	DDR9	Port 9 Direction Register	R/W	Port 9	- 0 0 0 0 0 0 0 _B
00001A _H	DDRA	Port A Direction Register	R/W	Port A	0 0 0 0 0 0 0 0 _B
00001B _H	ODR4	Port 4 Output Pin Register	R/W	Port 4 (OD control)	0 0 0 0 0 0 0 0 _B
00001C _H	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0 _B
00001D _H	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0 _B
00001E _H	ADER0	Analog Input Enable Register 0	R/W	Port 7, 8, A/D	1 1 1 1 1 1 1 1 _B
00001F _H	ADER1	Analog Input Enable Register 1	R/W	Port 7, 8, A/D	1 1 1 1 1 1 1 1 _B
000020 _H	SMR0	Serial Mode Register ch0	R/W	UART0	0 0 1 0 0 0 0 0 _B
000021 _H	SCR0	Serial Control Register ch0	R/W		0 0 0 0 0 1 0 0 _B
000022 _H	SIDR0	Serial Input Data Register ch0	R		XXXXXXXX _B
	SODR0	Serial Output Data Register ch0	W		
000023 _H	SSR0	Serial Status Register ch0	R/W		0 0 0 0 1 0 0 0 _B
000024 _H	UTRLR0	UART Prescaler Reload Register ch0	R/W	Communication	0 0 0 0 0 0 0 0 _B
000025 _H	UTCRC0	UART Prescaler Control Register ch0	R/W	Prescaler (UART0)	0 0 0 0 - 0 0 0 _B

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000026 _H	SMR1	Serial Mode Register ch1	R/W	UART1	0 0 1 0 0 0 0 0 _B
000027 _H	SCR1	Serial Control Register ch1	R/W		0 0 0 0 0 1 0 0 _B
000028 _H	SIDR1	Serial Input Data Register ch1	R		XXXXXXXX _B
	SODR1	Serial Output Data Register ch1	W		
000029 _H	SSR1	Serial Status Register ch1	R/W		0 0 0 0 1 0 0 0 _B
00002A _H	UTRLR1	UART Prescaler Reload Register ch1	R/W	Communication Prescaler (UART1)	0 0 0 0 0 0 0 0 _B
00002B _H	UTCR1	UART Prescaler Control Register ch1	R/W		0 0 0 0 - 0 0 0 _B
00002C _H	SMR2	Serial Mode Register ch2	R/W	UART2	0 0 1 0 0 0 0 0 _B
00002D _H	SCR2	Serial Control Register ch2	R/W		0 0 0 0 0 1 0 0 _B
00002E _H	SIDR2	Serial Input Data Register ch2	R		XXXXXXXX _B
	SODR2	Serial Output Data Register ch2	W		
00002F _H	SSR2	Serial Status Register ch2	R/W		0 0 0 0 1 0 0 0 _B
000030 _H	UTRLR2	UART Prescaler Reload Register ch2	R/W	Communication Prescaler (UART2)	0 0 0 0 0 0 0 0 _B
000031 _H	UTCR2	UART Prescaler Control Register ch2	R/W		0 0 0 0 - 0 0 0 _B
000032 _H	SMR3	Serial Mode Register ch3	R/W	UART3	0 0 1 0 0 0 0 0 _B
000033 _H	SCR3	Serial Control Register ch3	R/W		0 0 0 0 0 1 0 0 _B
000034 _H	SIDR3	Serial Input Data Register ch3	R		XXXXXXXX _B
	SODR3	Serial Output Data Register ch3	W		
000035 _H	SSR3	Serial Status Register ch3	R/W		0 0 0 0 1 0 0 0 _B
000036 _H	UTRLR3	UART Prescaler Reload Register ch3	R/W	Communication Prescaler (UART3)	0 0 0 0 0 0 0 0 _B
000037 _H	UTCR3	UART Prescaler Control Register ch3	R/W		0 0 0 0 - 0 0 0 _B
000038 _H to 00003B _H	Prohibited				
00003C _H	ENIR	Interrupt/DTP Enable Register	R/W	DTP/External Interrupt	0 0 0 0 0 0 0 0 _B
00003D _H	EIRR	Interrupt/DTP Source Register	R/W		0 0 0 0 0 0 0 0 _B
00003E _H	ELVR	Request Level Setting Register Lower	R/W		0 0 0 0 0 0 0 0 _B
00003F _H		Request Level Setting Register Upper	R/W		0 0 0 0 0 0 0 0 _B
000040 _H	ADCS0	A/D Control Status Register Lower	R/W	8/10-bit A/D Converter	0 0 - - - - 0 _B
000041 _H	ADCS1	A/D Control Status Register Upper	R/W		0 0 0 0 0 0 0 0 _B
000042 _H	ADCR0	A/D Data Register Lower	R/W		XXXXXXXX _B
000043 _H	ADCR1	A/D Data Register Upper	R/W		0 0 1 0 1 XXX _B
000044 _H	Prohibited				
000045 _H	ADMR	A/D Conversion Channel Selection Register	R/W	8/10-bit A/D Converter	0 0 0 0 0 0 0 0 _B
000046 _H	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch0	0X0 0 0XX1 _B
000047 _H	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch1	0X0 0 0 0 0 1 _B
000048 _H	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch2	0X0 0 0XX1 _B

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000049 _H	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch3	0X0 0 0 0 0 1 _B
00004A _H	PPGC4	PPG4 Operation Mode Control Register	R/W	PPG ch4	0X0 0 0XX1 _B
00004B _H	PPGC5	PPG5 Operation Mode Control Register	R/W	PPG ch5	0X0 0 0 0 0 1 _B
00004C _H	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch0/1	0 0 0 0 0 0XX _B
00004D _H	Prohibited				
00004E _H	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch2/3	0 0 0 0 0 0 XX _B
00004F _H	Prohibited				
000050 _H	PPG45	PPG4 and PPG5 Output Control Register	R/W	PPG ch4/5	0 0 0 0 0 0 XX _B
000051 _H	Prohibited				
000052 _H	ICS01	Input Capture Control Status Register 01	R/W	Input Capture ch0/1	0 0 0 0 0 0 0 0 _B
000053 _H	ICS23	Input Capture Control Status Register 23	R/W	Input Capture ch2/3	0 0 0 0 0 0 0 0 _B
000054 _H	OCS0	Output Compare Control Register ch0 Lower	R/W	Output Compare ch0/1	0 0 0 0 - - 0 0 _B
000055 _H	OCS1	Output Compare Control Register ch1 Upper	R/W		- - - 0 0 0 0 0 0 _B
000056 _H	OCS2	Output Compare Control Register ch2 Lower	R/W	Output Compare ch2/3	0 0 0 0 - - 0 0 _B
000057 _H	OCS3	Output Compare Control Register ch3 Upper	R/W		- - - 0 0 0 0 0 0 _B
000058 _H	SMCS	Serial Mode Control Status Register	R/W	Extended Serial I/O	XXXX0 0 0 0 _B
000059 _H					0 0 0 0 0 0 1 0 _B
00005A _H	SDR	Serial Data Register	R/W		XXXXXXXX _B
00005B _H	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0XX0 0 0 0 0 _B
00005C _H	PWCSR	PWC Control Status Register	R/W	16-bit PWC Timer	0 0 0 0 0 0 0 0 _B
00005D _H					0 0 0 0 0 0 0 X _B
00005E _H	PWCR	PWC Data Buffer Register	R/W		0 0 0 0 0 0 0 0 _B
00005F _H					0 0 0 0 0 0 0 0 _B
000060 _H	DIVR	PWC Dividing Ratio Register	R/W		- - - - - 0 0 _B
000061 _H	Prohibited				
000062 _H	TMCSR0	Timer Control Status Register ch0	R/W	16-bit Reload Timer ch0	0 0 0 0 0 0 0 0 _B
000063 _H					XXXX 0 0 0 0 _B
000064 _H	TMR0	16-bit Timer Register ch0 Lower	R		XXXXXXXX _B
	TMRLR0	16-bit Reload Register ch0 Lower	W		XXXXXXXX _B
000065 _H	TMR0	16-bit Timer Register ch0 Upper	R		XXXXXXXX _B
	TMRLR0	16-bit Reload Register ch0 Upper	W		XXXXXXXX _B

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000066 _H	TMCSR1	Timer Control Status Register ch1	R/W	16-bit Reload Timer ch1	0 0 0 0 0 0 0 0 _B
000067 _H					XXXX 0 0 0 0 _B
000068 _H	TMR1	16-bit Timer Register ch1 Lower	R		XXXXXXXX _B
	TMRLR1	16-bit Reload Register ch1 Lower	W		XXXXXXXX _B
000069 _H	TMR1	16-bit Timer Register ch1 Upper	R		XXXXXXXX _B
	TMRLR1	16-bit Reload Register ch1 Upper	W		XXXXXXXX _B
00006A _H	TMCSR2	Timer Control Status Register ch2	R/W	16-bit Reload Timer ch2	0 0 0 0 0 0 0 0 _B
00006B _H					XXXX 0 0 0 0 _B
00006C _H	TMR2	16-bit Timer Register ch2 Lower	R		XXXXXXXX _B
	TMRLR2	16-bit Reload Register ch2 Lower	W		XXXXXXXX _B
00006D _H	TMR2	16-bit Timer Register ch2 Upper	R		XXXXXXXX _B
	TMRLR2	16-bit Reload Register ch2 Upper	W		XXXXXXXX _B
00006E _H	Prohibited				
00006F _H	ROMM	ROM Mirror Function Selection Register	W	ROM Mirror Function Selection Module	----- 1 1 _B
000070 _H	IBSR0	I ² C Bus Status Register ch0	R	I ² C Bus Interface ch0	0 0 0 0 0 0 0 0 _B
000071 _H	IBCR0	I ² C Bus Control Register ch0	R/W		0 0 0 0 0 0 0 0 _B
000072 _H	ICCR0	I ² C Bus Clock Selection Register ch0	R/W		XX 0 XXXXX _B
000073 _H	IADR0	I ² C Bus Address Register ch0	R/W		XXXXXXXX _B
000074 _H	IDAR0	I ² C Bus Data Register ch0	R/W		XXXXXXXX _B
000075 _H	Prohibited				
000076 _H	IBSR1	I ² C Bus Status Register ch1	R	I ² C Bus Interface ch1	0 0 0 0 0 0 0 0 _B
000077 _H	IBCR1	I ² C Bus Control Register ch1	R/W		0 0 0 0 0 0 0 0 _B
000078 _H	ICCR1	I ² C Bus Clock Selection Register ch1	R/W		XX 0 XXXXX _B
000079 _H	IADR1	I ² C Bus Address Register ch1	R/W		XXXXXXXX _B
00007A _H	IDAR1	I ² C Bus Data Register ch1	R/W		XXXXXXXX _B
00007B _H	Prohibited				
00007C _H	IBSR2	I ² C Bus Status Register ch2	R	I ² C Bus Interface ch2	0 0 0 0 0 0 0 0 _B
00007D _H	IBCR2	I ² C Bus Control Register ch2	R/W		0 0 0 0 0 0 0 0 _B
00007E _H	ICCR2	I ² C Bus Clock Selection Register ch2	R/W		XX 0 XXXXX _B
00007F _H	IADR2	I ² C Bus Address Register ch2	R/W		XXXXXXXX _B
000080 _H	IDAR2	I ² C Bus Data Register ch2	R/W		XXXXXXXX _B
000081 _H to 000085 _H	Prohibited				

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
000086 _H	TCDT	Timer Data Register Lower	R/W	16-bit Free-Run Timer	0 0 0 0 0 0 0 0 _B
000087 _H		Timer Data Register Upper	R/W		0 0 0 0 0 0 0 0 _B
000088 _H	TCCS	Timer Control Status Register Lower	R/W		0 0 0 0 0 0 0 0 _B
000089 _H		Timer Control Status Register Upper	R/W		0 - - 0 0 0 0 0 _B
00008A _H	CPCLR	Compare Clear Register Lower	R/W		XXXXXXXX _B
00008B _H		Compare Clear Register Upper	R/W		XXXXXXXX _B
00008C _H to 00009A _H	Prohibited				
00009B _H	DCSR	DMA Descriptor Channel Specification Register	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
00009C _H	DSRL	DMA Status Register Lower	R/W		0 0 0 0 0 0 0 0 _B
00009D _H	DSRH	DMA Status Register Upper	R/W		0 0 0 0 0 0 0 0 _B
00009E _H	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0 _B
00009F _H	DIRR	Delay Interruption Factor Generation/Release Register	R/W	Delay Interrupt	- - - - - 0 _B
0000A0 _H	LPMCR	Low Power Consumption Mode Register	R/W	Low Power Consumption Control Circuit	0 0 0 1 1 0 0 0 _B
0000A1 _H	CKSCR	Clock Selection Register	R/W	Clock	1 1 1 1 1 1 0 0 _B
0000A2 _H	Prohibited				
0000A3 _H					
0000A4 _H	DSSR	DMA Stop Status Register	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
0000A5 _H	ARSR	Automatic Ready Function Selection Register	W	External Pin	0 0 1 1- - 0 0 _B
0000A6 _H	HACR	External Address Output Control Register	W		0 0 0 0 0 0 0 0 _B
0000A7 _H	EPCR	Bus Control Signal Control Register	W		0 0 0 0 * 1 0 - _B
0000A8 _H	WDTC	Watchdog Control Register	R/W	Watchdog Timer	X - XXX 1 1 1 _B
0000A9 _H	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 - - 0 0 1 0 0 _B
0000AA _H	WTC	Watch Timer Control Register	R/W	Watch Timer	1 0 0 0 1 0 0 0 _B
0000AB _H	Prohibited				
0000AC _H	DERL	DMA Enable Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
0000AD _H	DERH	DMA Enable Register Upper	R/W		0 0 0 0 0 0 0 0 _B
0000AE _H	FMCR	Flash Memory Control Status Register	R/W	Flash Memory I/F	0 0 0 X 0 0 0 0 _B
0000AF _H	Prohibited				

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000B0 _H	ICR00	Interrupt Control Register 00	R/W	Interrupt Controller	0 0 0 0 0 1 1 1 _B
0000B1 _H	ICR01	Interrupt Control Register 01	R/W		0 0 0 0 0 1 1 1 _B
0000B2 _H	ICR02	Interrupt Control Register 02	R/W		0 0 0 0 0 1 1 1 _B
0000B3 _H	ICR03	Interrupt Control Register 03	R/W		0 0 0 0 0 1 1 1 _B
0000B4 _H	ICR04	Interrupt Control Register 04	R/W		0 0 0 0 0 1 1 1 _B
0000B5 _H	ICR05	Interrupt Control Register 05	R/W		0 0 0 0 0 1 1 1 _B
0000B6 _H	ICR06	Interrupt Control Register 06	R/W		0 0 0 0 0 1 1 1 _B
0000B7 _H	ICR07	Interrupt Control Register 07	R/W		0 0 0 0 0 1 1 1 _B
0000B8 _H	ICR08	Interrupt Control Register 08	R/W		0 0 0 0 0 1 1 1 _B
0000B9 _H	ICR09	Interrupt Control Register 09	R/W		0 0 0 0 0 1 1 1 _B
0000BA _H	ICR10	Interrupt Control Register 10	R/W		0 0 0 0 0 1 1 1 _B
0000BB _H	ICR11	Interrupt Control Register 11	R/W		0 0 0 0 0 1 1 1 _B
0000BC _H	ICR12	Interrupt Control Register 12	R/W		0 0 0 0 0 1 1 1 _B
0000BD _H	ICR13	Interrupt Control Register 13	R/W		0 0 0 0 0 1 1 1 _B
0000BE _H	ICR14	Interrupt Control Register 14	R/W		0 0 0 0 0 1 1 1 _B
0000BF _H	ICR15	Interrupt Control Register 15	R/W		0 0 0 0 0 1 1 1 _B
0000C0 _H	HCNT0	USB Host Control Register 0	R/W	USB Mini HOST	0 0 0 0 0 0 0 0 _B
0000C1 _H	HCNT1	USB Host Control Register 1	R/W		0 0 0 0 0 0 0 1 _B
0000C2 _H	HIRQ	USB Host Interruption Register	R/W		0 0 0 0 0 0 0 0 _B
0000C3 _H	HERR	USB Host Error Status Register	R/W		0 0 0 0 0 0 1 1 _B
0000C4 _H	HSTATE	USB Host State Status Register	R/W		XX 0 1 0 0 1 0 _B
0000C5 _H	HFCOMP	USB SOF Interrupt FRAME Compare Register	R/W		0 0 0 0 0 0 0 0 _B
0000C6 _H	HRTIMER	USB Retry Timer Setting Register 0	R/W		0 0 0 0 0 0 0 0 _B
0000C7 _H		USB Retry Timer Setting Register 1	R/W		0 0 0 0 0 0 0 0 _B
0000C8 _H		USB Retry Timer Setting Register 2	R/W		XXXXXX 0 0 _B
0000C9 _H	HADR	USB Host Address Register	R/W		X 0 0 0 0 0 0 0 _B
0000CA _H	HEOF	USB EOF Setting Register 0	R/W		0 0 0 0 0 0 0 0 _B
0000CB _H		USB EOF Setting Register 1	R/W		XX 0 0 0 0 0 0 _B
0000CC _H	HFRAME	USB FRAME Setting Register 0	R/W		0 0 0 0 0 0 0 0 _B
0000CD _H		USB FRAME Setting Register 1	R/W		XXXXXX 0 0 0 _B
0000CE _H	HTOKEN	USB Host Token End Point Register	R/W		0 0 0 0 0 0 0 0 _B
0000CF _H	Prohibited				
0000D0 _H	UDCC	UDC Control Register	R/W	USB Function	1 0 1 0 0 0 0 0 _B
0000D1 _H	Prohibited				

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
0000D2 _H	EP0C	EP0 Control Register	R/W	USB Function	X 1 0 0 0 0 0 0 _B
0000D3 _H			R/W		XXXX 0 0 0 X _B
0000D4 _H	EP1C	EP1 Control Register	R/W		0 0 0 0 0 0 0 0 _B
0000D5 _H			R/W		0 1 1 0 0 0 0 1 _B
0000D6 _H	EP2C	EP2 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000D7 _H			R/W		0 1 1 0 0 0 0 0 _B
0000D8 _H	EP3C	EP3 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000D9 _H			R/W		0 1 1 0 0 0 0 0 _B
0000DA _H	EP4C	EP4 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000DB _H			R/W		0 1 1 0 0 0 0 0 _B
0000DC _H	EP5C	EP5 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000DD _H			R/W		0 1 1 0 0 0 0 0 _B
0000DE _H	TMSP	Time Stamp Register	R		0 0 0 0 0 0 0 0 _B
0000DF _H			R/W		0 0 0 0 0 0 0 0 _B
0000E0 _H	UDCS	UDC Status Register	R/W		0 0 0 0 0 0 0 0 _B
0000E1 _H	UDCIE	Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0 _B
0000E2 _H	EP0IS	EP0I Status Register	R/W		XXXXXXXX _B
0000E3 _H			R/W		1 0 XXX 1 XX _B
0000E4 _H	EP0OS	EP0O Status Register	R/W		XXXXXXXX _B
0000E5 _H			R/W		1 0 0 XX 0 0 X _B
0000E6 _H	EP1S	EP1 Status Register	R		XXXXXXXX _B
0000E7 _H			R/W		1 0 0 0 0 0 0 X _B
0000E8 _H	EP2S	EP2 Status Register	R		XXXXXXXX _B
0000E9 _H			R/W		1 0 0 0 0 0 0 X _B
0000EA _H	EP3S	EP3 Status Register	R		XXXXXXXX _B
0000EB _H			R/W		1 0 0 0 0 0 0 X _B
0000EC _H	EP4S	EP4 Status Register	R		XXXXXXXX _B
0000ED _H			R/W		1 0 0 0 0 0 0 X _B
0000EE _H	EP5S	EP5 Status Register	R		XXXXXXXX _B
0000EF _H			R/W		1 0 0 0 0 0 0 X _B
0000F0 _H	EP0DT	EP0 Data Register	R/W		XXXXXXXX _B
0000F1 _H			R/W		XXXXXXXX _B
0000F2 _H	EP1DT	EP1 Data Register	R/W		XXXXXXXX _B
0000F3 _H			R/W		XXXXXXXX _B
0000F4 _H	EP2DT	EP2 Data Register	R/W		XXXXXXXX _B
0000F5 _H			R/W		XXXXXXXX _B
0000F6 _H	EP3DT	EP3 Data Register	R/W		XXXXXXXX _B
0000F7 _H			R/W		XXXXXXXX _B

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000F8 _H	EP4DT	EP4 Data Register	R/W	USB Function	XXXXXXXX _B
0000F9 _H			R/W		XXXXXXXX _B
0000FA _H	EP5DT	EP5 Data Register	R/W		XXXXXXXX _B
0000FB _H			R/W		XXXXXXXX _B
0000FC _H to 0000FF _H	Prohibited				
000100 _H to # _H	RAM Area				
001FF0 _H	PADR0	Program Address Detection Register ch0 Lower	R/W	Address Match Detection	XXXXXXXX _B
001FF1 _H		Program Address Detection Register ch0 Middle	R/W		XXXXXXXX _B
001FF2 _H		Program Address Detection Register ch0 Upper	R/W		XXXXXXXX _B
001FF3 _H	PADR1	Program Address Detection Register ch1 Lower	R/W		XXXXXXXX _B
001FF4 _H		Program Address Detection Register ch1 Middle	R/W		XXXXXXXX _B
001FF5 _H		Program Address Detection Register ch1 Upper	R/W		XXXXXXXX _B
# _H to 0078FF _H	Unued Area				
007900 _H	PRL0	PPG Reload Register Lower ch0	R/W	PPG ch0	XXXXXXXX _B
007901 _H	PRLH0	PPG Reload Register Upper ch0	R/W		XXXXXXXX _B
007902 _H	PRL1	PPG Reload Register Lower ch1	R/W	PPG ch1	XXXXXXXX _B
007903 _H	PRLH1	PPG Reload Register Upper ch1	R/W		XXXXXXXX _B
007904 _H	PRL2	PPG Reload Register Lower ch2	R/W	PPG ch2	XXXXXXXX _B
007905 _H	PRLH2	PPG Reload Register Upper ch2	R/W		XXXXXXXX _B
007906 _H	PRL3	PPG Reload Register Lower ch3	R/W	PPG ch3	XXXXXXXX _B
007907 _H	PRLH3	PPG Reload Register Upper ch3	R/W		XXXXXXXX _B
007908 _H	PRL4	PPG Reload Register Lower ch4	R/W	PPG ch4	XXXXXXXX _B
007909 _H	PRLH4	PPG Reload Register Upper ch4	R/W		XXXXXXXX _B
00790A _H	PRL5	PPG Reload Register Lower ch5	R/W	PPG ch5	XXXXXXXX _B
00790B _H	PRLH5	PPG Reload Register Upper ch5	R/W		XXXXXXXX _B
00790C _H to 00790F _H	Prohibited				

(Continued)

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007910 _H	IPCP0	Input Capture Data Register Lower ch0	R	Input Capture ch0/1	XXXXXXXX _B
007911 _H		Input Capture Data Register Upper ch0	R		XXXXXXXX _B
007912 _H	IPCP1	Input Capture Data Register Lower ch1	R		XXXXXXXX _B
007913 _H		Input Capture Data Register Upper ch1	R		XXXXXXXX _B
007914 _H	IPCP2	Input Capture Data Register Lower ch2	R	Input Capture ch2/3	XXXXXXXX _B
007915 _H		Input Capture Data Register Upper ch2	R		XXXXXXXX _B
007916 _H	IPCP3	Input Capture Data Register Lower ch3	R		XXXXXXXX _B
007917 _H		Input Capture Data Register Upper ch3	R		XXXXXXXX _B
007918 _H	OCCP0	Output Compare Register Lower ch0	R/W	Output Compare ch0/1	XXXXXXXX _B
007919 _H		Output Compare Register Upper ch0	R/W		XXXXXXXX _B
00791A _H	OCCP1	Output Compare Register Lower ch1	R/W		XXXXXXXX _B
00791B _H		Output Compare Register Upper ch1	R/W		XXXXXXXX _B
00791C _H	OCCP2	Output Compare Register Lower ch2	R/W	Output Compare ch2/3	XXXXXXXX _B
00791D _H		Output Compare Register Upper ch2	R/W		XXXXXXXX _B
00791E _H	OCCP3	Output Compare Register Lower ch3	R/W		XXXXXXXX _B
00791F _H		Output Compare Register Upper ch3	R/W		XXXXXXXX _B
007920 _H	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXX _B
007921 _H	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXX _B
007922 _H	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXX _B
007923 _H	DMACS	DMA Control Register	R/W		XXXXXXXX _B
007924 _H	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W		XXXXXXXX _B
007925 _H	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXX _B
007926 _H	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXX _B
007927 _H	DDCTH	DMA Data Counter Upper 8-bit	R/W		XXXXXXXX _B
007928 _H to 007FFF _H	Prohibited				

- Explanation on read/write

R/W : Readable and Writable

R : Read only

W : Write only

- Explanation on initial values

0 : Initial value is "0".

1 : Initial value is "1".

X : Initial value is undefined.

- : Initial value is undefined (None) .

* : Initial value of this bit is "1" or "0".

Note : No IO instruction can be used for registers located between 007900_H and 007FFF_H.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI ² OS support	μDMAC	Interrupt vector		Interrupt control register		Priority	
			Number*	Address	ICR	Address		
Reset	×	×	#08	08 _H	FFFFDC _H	—	—	High ↑ ↓ Low
INT 9 instruction	×	×	#09	09 _H	FFFFD8 _H	—	—	
Exceptional treatment	×	×	#10	0A _H	FFFFD4 _H	—	—	
USB Function1	×	0, 1	#11	0B _H	FFFFD0 _H	ICR00	0000B0 _H	
USB Function2	×	2 to 6	#12	0C _H	FFFFCC _H			
USB Function3	×	×	#13	0D _H	FFFFC8 _H	ICR01	0000B1 _H	
USB Function4	×	×	#14	0E _H	FFFFC4 _H			
USB Mini-HOST1	×	×	#15	0F _H	FFFFC0 _H	ICR02	0000B2 _H	
USB Mini-HOST2	×	×	#16	10 _H	FFFFBC _H			
I ² C ch0	×	×	#17	11 _H	FFFFB8 _H	ICR03	0000B3 _H	
DTP/External interrupt ch0/1	○	×	#18	12 _H	FFFFB4 _H			
I ² C ch1	×	×	#19	13 _H	FFFFB0 _H	ICR04	0000B4 _H	
DTP/Extetrnal interrupt ch2/3	○	×	#20	14 _H	FFFFAC _H			
I ² C ch2	×	×	#21	15 _H	FFFFA8 _H	ICR05	0000B5 _H	
DTP/External interrupt ch4/5	○	×	#22	16 _H	FFFFA4 _H			
PWC/Reload timer ch0	△	14	#23	17 _H	FFFFA0 _H	ICR06	0000B6 _H	
DTP/External interrupt ch6/7	△	×	#24	18 _H	FFFF9C _H			
Input capture ch0/1	△	7	#25	19 _H	FFFF98 _H	ICR07	0000B7 _H	
Reload timer ch1	△	×	#26	1A _H	FFFF94 _H			
Input capture ch2/3	△	8	#27	1B _H	FFFF90 _H	ICR08	0000B8 _H	
Reload timer ch2	△	×	#28	1C _H	FFFF8C _H			
Output compare ch0/1	○	×	#29	1D _H	FFFF88 _H	ICR09	0000B9 _H	
PPG ch0/1	×	×	#30	1E _H	FFFF84 _H			
Output compare ch2/3	○	×	#31	1F _H	FFFF80 _H	ICR10	0000BA _H	
PPG ch2/3	×	×	#32	20 _H	FFFF7C _H			
UART (Send completed) ch2/ch3	○	11	#33	21 _H	FFFF78 _H	ICR11	0000BB _H	
PPG ch4/5	×	×	#34	22 _H	FFFF74 _H			
UART (Reception completed) ch2/ch3	◎	10	#35	23 _H	FFFF70 _H	ICR12	0000BC _H	
A/D converter/Free-run timer	△	15	#36	24 _H	FFFF6C _H			
UART (Send completed) ch0/ch1	○	13	#37	25 _H	FFFF68 _H	ICR13	0000BD _H	
Extended serial IO	×	9	#38	26 _H	FFFF64 _H			
UART (Reception completed) ch0/ch1	◎	12	#39	27 _H	FFFF60 _H	ICR14	0000BE _H	
Timer-base timer/Watch timer	×	×	#40	28 _H	FFFF5C _H			
Flash memory status	×	×	#41	29 _H	FFFF58 _H	ICR15	0000BF _H	
Delay interrupt output module	×	×	#42	2A _H	FFFF54 _H			

(Continued)

(Continued)

- ◎ : Available, EI²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. With a stop request).
 - : Available (The interrupt request flag is cleared by the interrupt clear signal.)
 - △ : Available when any interrupt source sharing ICR is not used.
 - × : Unavailable
- If the same interrupt control register (ICR) has two interrupt factors and the use of the EI²OS is permitted, the EI²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the EI²OS is running, it is recommended that you should mask either of the interrupt requests when using the EI²OS.
 - The interrupt flag is cleared by the EI²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).

Note : If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the μ DMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to " 0 " in the appropriate resource, and take measures by software polling.

USB interrupt factor	Details
USB function 1	End Point0-IN End Point0-OUT
USB function 2	End Point1-5
USB function 3	VOFF VON SUSP SOF BRST WKUP CONF
USB function 4	SPK
USB Mini-HOST1	DIRQ CNNIRQ URIRQ RWKIRQ
USB Mini-HOST2	SOFIRQ CMPIRQ

■ PERIPHERAL RESOURCES

1. I/O port

- The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90330 series model is provided with 12 ports (94 inputs) . The ports function as input/output pins for peripheral functions also.
- The port data register (PDR) can be used to send output data to the I/O pin and to receive the signal input to the I/O port. The port direction register (DDR) can be used to set the I/O direction of the I/O pin in bit units.
- The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port Pin Name	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00 to P07	—	(External bus)
Port 1	P10 to P17	—	(External bus)
Port 2	P20 to P23	—	(External bus)
	P24 to P27	PPG0 to PPG3	8/16-bit PPG timer 0, 1 (External bus)
Port 3	P30 to P33	TIN1, TOT1, TIN2, TOT2	16-bit Reload timer 1, 2 (External bus)
	P34 to P37	—	(External bus)
Port 4	P40, P41	TIN0, TOT0	16-bit Reload timer 0 (External bus)
	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, UART1 (External bus)
Port 5	P50 to P57	—	(External bus)
Port 6	P60, P61	INT0, INT1	External interrupt
	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, Serial IO
	P65	INT5, PWC	External interrupt, PWC
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I ² C 0
Port 7	P70 to P77	AN0 to AN7	8/10-bit A/D converter
Port 8	P80 to P87	AN8 to AN15	8/10-bit A/D converter
Port 9	P90 to P95	SIN2, SOT2, SCK2, SIN3, SOT3, SCK3	UART2, UART3
	P96	ADTG, FRCK	8/10-bit A/D converter, Free-run timer
Port A	PA0 to PA3	IN0 to IN3	Input capture 0, 1, 2, 3
	PA4 to PA7	OUT0 to OUT3	Output compare 0, 1, 2, 3
Port B	PB0 to PB3	SCL1, SDA1, SCL2, SDA2	I ² C 1, 2
	PB4	—	
	PB5, PB6	PPG4, PPG5	PPG timer 2

Note : These pins also serve as the analog input pins for ports 7 and 8. To use them as general-purpose ports, be sure to set the corresponding bits in the analog input enable register (ADER) to 0_b. The ADER is initialized to FF_H at a reset.

• Register list (port data register)

PDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 000000H	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXX _B	R/W*
PDR1	15	14	13	12	11	10	9	8		
Address : 000001H	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXX _B	R/W*
PDR2	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXX _B	R/W*
PDR3	15	14	13	12	11	10	9	8		
Address : 000003H	P37	P36	P35	P34	P33	P32	P31	P30	XXXXXXXX _B	R/W*
PDR4	7	6	5	4	3	2	1	0		
Address : 000004H	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXX _B	R/W*
PDR5	15	14	13	12	11	10	9	8		
Address : 000005H	P57	P56	P55	P54	P53	P52	P51	P50	XXXXXXXX _B	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006H	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXX _B	R/W*
PDR7	15	14	13	12	11	10	9	8		
Address : 000007H	P77	P76	P75	P74	P73	P72	P71	P70	XXXXXXXX _B	R/W*
PDR8	7	6	5	4	3	2	1	0		
Address : 000008H	P87	P86	P85	P84	P83	P82	P81	P80	XXXXXXXX _B	R/W*
PDR9	15	14	13	12	11	10	9	8		
Address : 000009H	—	P96	P95	P94	P93	P92	P91	P90	- XXXXXXX _B	R/W*
PDRA	7	6	5	4	3	2	1	0		
Address : 00000AH	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	XXXXXXXX _B	R/W*
PDRB	7	6	5	4	3	2	1	0		
Address : 00000CH	—	PB6	PB5	PB4	PB3	PB2	PB1	PB0	- XXXXXXX _B	R/W*

* : R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows :

• Input mode

Read : The level at the relevant pin is read.

Write : Data is written to the output latch.

• Output mode

Read : The data register latch value is read.

Write : Data is output to the relevant pin.

• Register list (port direction register)

DDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 000010 _H	D07	D06	D05	D04	D03	D02	D01	D00	00000000 _B	R/W
DDR1	15	14	13	12	11	10	9	8		
Address : 000011 _H	D17	D16	D15	D14	D13	D12	D11	D10	00000000 _B	R/W
DDR2	7	6	5	4	3	2	1	0		
Address : 000012 _H	D27	D26	D25	D24	D23	D22	D21	D20	00000000 _B	R/W
DDR3	15	14	13	12	11	10	9	8		
Address : 000013 _H	D37	D36	D35	D34	D33	D32	D31	D30	00000000 _B	R/W
DDR4	7	6	5	4	3	2	1	0		
Address : 000014 _H	D47	D46	D45	D44	D43	D42	D41	D40	00000000 _B	R/W
DDR5	15	14	13	12	11	10	9	8		
Address : 000015 _H	D57	D56	D55	D54	D53	D52	D51	D50	00000000 _B	R/W
DDR6	7	6	5	4	3	2	1	0		
Address : 000016 _H	D67	D66	D65	D64	D63	D62	D61	D60	00000000 _B	R/W
DDR7	15	14	13	12	11	10	9	8		
Address : 000017 _H	D77	D76	D75	D74	D73	D72	D71	D70	00000000 _B	R/W
DDR8	7	6	5	4	3	2	1	0		
Address : 000018 _H	D87	D86	D85	D84	D83	D82	D81	D80	00000000 _B	R/W
DDR9	15	14	13	12	11	10	9	8		
Address : 000019 _H	—	D96	D95	D94	D93	D92	D91	D90	-00000000 _B	R/W
DDRA	7	6	5	4	3	2	1	0		
Address : 00001A _H	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	00000000 _B	R/W
DDRB	15	14	13	12	11	10	9	8		
Address : 00000D _H	—	DB6	DB5	DB4	DB3	DB2	DB1	DB0	-00000000 _B	R/W

- When each pin is serving as a port, the corresponding pin is controlled as follows :

0 : Input mode

1 : Output mode

This bit becomes 0 after a reset.

Note : If these registers are accessed by a read modify write instruction (such as a bit set instruction) , the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

• Register list (Analog input enable register)

ADER0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001E _H	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111 _B	R/W
ADER1	15	14	13	12	11	10	9	8		
Address : 00001F _H	ADE15	ADE14	ADE13	ADE12	ADE11	ADE10	ADE9	ADE8	11111111 _B	R/W

This register controls the port 7, 8 pins as follows.

0 : Port input/output mode.

1 : Analog input mode.

This bit becomes 1 after a reset.

• Register list (Port pull-up resistance register)

RDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001C _H	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	00000000 _B	R/W
RDR1	15	14	13	12	11	10	9	8		
Address : 00001D _H	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	00000000 _B	R/W

Controls the pull-up resistor in input mode.

0 : Without pull-up resistor in input mode.

1 : With pull-up resistor in input mode.

Meaningless in output mode. (Without pull-up resistor)/The input/output mode is decided by the setting of the port direction register (DDR).

Without pull-up resistor is used in stop mode (SPL = 1). (High-Z) This function is disabled when the external bus is used. Do not attempt to write to this register.

• Register list (Output pin register)

ODR4	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001B _H	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	00000000 _B	R/W


Controls open-drain in output mode.

0 : Serves as a standard output port in output mode.


1 : Serves as an open-drain output port in output mode.

Meaningless in input mode (output High-Z)/The input/output mode is decided by the setting of the port direction register (DDR). This function is disabled when the external bus is used. Do not attempt to write to this register.


- Block diagram of port 0 pin and port 1 pin



- Block diagram of port 2 pin, port 3 pin, port 4 pin, port 5 pin, port 6 pin, port 9 pin, port A pin and port B pin



- Block diagram of port 7 pin and port 8 pin



- Notes :
- When using as an input port, set " 0 " in the corresponding bit of the port-7 and port-8 direction register (DDR7 and DDR8) and " 0 " in the related bit of the analog input enable register (ADER).
 - When using as an analog input pin, set " 0 " in the corresponding bit of the port-7 and port-8 direction register (DDR7 and DDR8) and " 1 " in the related bit of the analog input enable register (ADER).

2. Time-base timer

- The time-base timer is an 18-bit free-run counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK).
- Four different time intervals can be selected, for each of which an interrupt request can be generated.
- Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

• Interval time of time-base timer

Internal count clock cycle	Interval time
2/HCLK (0.33 μs)	$2^{12}/\text{HCLK}$ (Approx. 0.68 ms)
	$2^{14}/\text{HCLK}$ (Approx. 2.7 ms)
	$2^{16}/\text{HCLK}$ (Approx. 10.9 ms)
	$2^{19}/\text{HCLK}$ (Approx. 87.4 ms)

- Notes :
- HCLK : Oscillation clock frequency
 - The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Clock cycles supplied from time-base timer

Where to supply clock	Clock cycle
Main clock Oscillation stabilization wait	$2^{13}/\text{HCLK}$ (Approx. 1.36 ms)
	$2^{15}/\text{HCLK}$ (Approx. 5.46 ms)
	$2^{17}/\text{HCLK}$ (Approx. 21.84 ms)
Watch dog timer	$2^{12}/\text{HCLK}$ (Approx. 0.68 ms)
	$2^{14}/\text{HCLK}$ (Approx. 2.7 ms)
	$2^{16}/\text{HCLK}$ (Approx. 10.9 ms)
	$2^{19}/\text{HCLK}$ (Approx. 87.4 ms)


- Notes :
- HCLK : Oscillation clock frequency
 - The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Register list

Timer-base timer control register (TBTC)								
Address : 0000A9 _H	15	14	13	12	11	10	9	8
	RESV	—	—	TBIE	TBOF	TBR	TBC1	TBC0
	(R/W)	(—)	(—)	(R/W)	(R/W)	(W)	(R/W)	(R/W)
								Initial Value 1 - - 00100 _B

Note : If the time-base timer is cleared while the clock output circuit is being used, the clock signal cannot be output normally. For the conditions for clearing the time-base timer, refer to the chapter for the time-base timer in the hardware manual.

• Block Diagram



Actual interrupt request number of time-base timer is as follows :
Interrupt request number : #40 (28_H)

3. Watchdog timer

- The watchdog timer is a timer counter prepared in case programs run out of control.
- The watchdog timer is a 2-bit counter that uses the timebase timer or watch timer as a count clock.
- When started, the watchdog timer resets the CPU if it is not cleared before the 2-bit counter overflows.

• Interval time of watchdog timer

HCLK : Oscillation clock(6 MHz) SCLK : Oscillation clock(8 KHz)		
Min	Max	Clock cycle
Approx. 2.39 ms	Approx. 3.07 ms	$2^{14} \pm 2^{11}/\text{HCLK}$
Approx. 9.56 ms	Approx. 12.29 ms	$2^{16} \pm 2^{13}/\text{HCLK}$
Approx. 38.23 ms	Approx. 49.15 ms	$2^{18} \pm 2^{15}/\text{HCLK}$
Approx. 305.83 ms	Approx. 393.22 ms	$2^{21} \pm 2^{18}/\text{HCLK}$
Approx. 0.448 s	Approx. 0.576 s	$2^{12} \pm 2^9/\text{SCLK}$
Approx. 3.584 s	Approx. 4.608 s	$2^{15} \pm 2^{12}/\text{SCLK}$
Approx. 7.168 s	Approx. 9.216 s	$2^{16} \pm 2^{13}/\text{SCLK}$
Approx. 14.336 s	Approx. 18.432 s	$2^{17} \pm 2^{14}/\text{SCLK}$

Notes : • The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
 • As the watchdog timer is a 2-bit counter that counts the carry-up signal from the time-base timer or watch timer, clearing the time-base timer (when operating on HCLK) or the watch timer (when operating on SCLK) lengthens the time until the watchdog timer reset is generated.

• Events that stop the watchdog timer

- 1 : Stop due to a power-on reset
- 2 : Watchdog reset

• Clear factor of watchdog timer

- 1 : External reset input by RST pin
- 2 : Writing "0" to the software reset bit
- 3 : Writing "0" to the watchdog timer control bit (second and subsequent times)
- 4 : Transition to sleep mode (clearing the watchdog timer to suspend counting)
- 5 : Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
- 6 : Transition to stop mode (clearing the watchdog timer to suspend counting)

- Register list


Watchdog timer control register (WDTC)

Address : 0000A8_H

7	6	5	4	3	2	1	0
PONR	—	WRST	ERST	SRST	WTE	WT1	WT0
(R)	(—)	(R)	(R)	(R)	(W)	(W)	(W)

Initial Value
X-XXX111_B

- Block Diagram



4. Watch timer

The watch timer is a 15-bit timer using the subclock. It can generate interval interrupts. It can also be used as a clock source for the watchdog timer.

• Register list


Watch timer control register (WTC)

Address : 0000AA_H

7	6	5	4	3	2	1	0
WDCS	SCE	WTIE	WTOF	WTR	WTC2	WTC1	WTC0
(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
10001000_B

• Block Diagram



5. 16-bit reload timer

The 16-bit reload timer has the internal clock mode to decrement in synchronization with 3 different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000_H to FFFF_H as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting + 1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.

• Register list

• TMCSR (Timer control status register 0 to 2)

Timer control status register (upper) (TMCSR)

Address : 000063 _H	15	14	13	12	11	10	9	8	Initial Value
000067 _H	—	—	—	—	CSL1	CSL0	MOD2	MOD1	XXXX0000 _B
00006B _H	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	

Timer control status register (lower) (TMCSR 0 to 2)

Address : 000062 _H	7	6	5	4	3	2	1	0	Initial Value
000066 _H	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	00000000 _B
00006A _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• 16-bit timer register/16-bit reload register


TMR0 to 2/TMRLR0 to 2 (upper)

Address : 000065 _H	15	14	13	12	11	10	9	8	Initial Value
000069 _H	D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXXX _B
00006D _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

TMR0 to 2/TMRLR0 to 2 (lower)

Address : 000064 _H	7	6	5	4	3	2	1	0	Initial Value
000068 _H	D07	D06	D05	D04	D03	D02	D01	D00	XXXXXXXX _B
00006C _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block diagram



6. Multi function timer

- The multifunction timer is based on the 16-bit free-run timer, independently capable of waveform output, input pulse width measurement, and external clock cycle measurement.

• Configuration of a multi-functional timer

16-bit free-run timer	16-bit Output Compare	16-bit Input Capture	8/16-bit PPG timer	16-bit PWC timer
1 ch	4 ch	4 ch	8-bit × 6 ch (16-bit × 3 ch)	1 ch

• 16-bit free-run timer : 1 channel

The 16-bit free-run timer consists of a 16-bit up counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler.

The counter output value of the 16-bit free-run timer is used as the base timer for the output compare and input capture units.

- The count clock can be set, selected from among the following eight types.
 $1/\phi$, $2/\phi$, $4/\phi$, $8/\phi$, $16/\phi$, $32/\phi$, $64/\phi$, $128/\phi$
 ϕ : Machine clock frequency
- During the following conditions, the interrupt should be output.
 - The counter value of 16-bit free run timer will be overflowed.
 - The counter value of 16-bit free run timer will be cleared after the counter value of 16-bit free run timer = the compare clear register value (CPCLR) (TCCS : ICRE = "1", MODE = "1")
- The counter value of 16-bit free run timer should be cleared to "0000H", if the clear bit (SCLR) of reset/timer control status register (TCCS) set to "1", the counter value of the 16-bit free run timer = the compare clear register value (CPCLR) (TCCS : MODE = "1"), and timer data register (TCDT) set to "0000H".

• Output compare : 4 channels

The output compare unit consists of compare registers (OCCP0 to OCCP3), compare control registers (OCS0 to OCS3), and a compare output latch.

The output compare unit can invert the output level and output an interrupt when a compare register (OCCP0 to OCCP3) value matches the counter value of the 16-bit free-run timer.

- Compare registers (OCCP0 to OCCP3) can operate as 4 independent channels. The compare registers (OCCP0 to OCCP3) of each channel have their respective output pins and the lower compare control registers (OCS0 and OCS2) of each channel have interrupt request flags.
- Pin output can be inverted by using 2 channels of compare registers (OCCP0 to OCCP3).
- If the counter value of 16-bit free run timer = the compare register (OCCP0 to OCCP3) (OCS0, OCS2:IOP0 = "1", IOP1 = "1"), the interrupt should be output.
- The initial value for pin output of each channel can be set.

• Input capture : 4 channels

The input capture unit consists of the input capture data registers (IPCP0 to IPCP3) corresponding to external input pins (IN0 to IN3) and input capture control registers (ICS01, ICS23).

The input capture unit can capture the counter value of the 16-bit free-run timer into the input capture data register (IPCP0 to IPCP3) to output an interrupt upon detection of the effective edge of the signal input through the external input.

- The input capture unit in each channel can operate independently.
- The effective edge of the external signal can be selected (rising edge, falling edge, both edges).
- An interrupt can be output upon detection of the selected effective edge of the external signal.(ICS01, ICS23 : ICE0 = "1", ICE1 = "1", ICE2 = "1", ICE3 = "1").

• Register list (16-bit free-run timer)

Compare clear register (CPCLR)

Address : 00008B _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	CL15	CL14	CL13	CL12	CL11	CL10	CL09	CL08	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 00008A _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	CL07	CL06	CL05	CL04	CL03	CL02	CL01	CL00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Timer data register (TCDT)

Address : 000087 _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	T15	T14	T13	T12	T11	T10	T09	T08	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 000086 _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	T07	T06	T05	T04	T03	T02	T01	T00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Timer control/status register (TCCS)

Address : 000089 _H	15	14	13	12	11	10	9	8	Initial Value 0--00000 _B
	ECKE	—	—	MSI2	MSI1	MSI0	ICLR	ICRE	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 000088 _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	IVF	IVFE	STOP	MODE	SCLR	CLK2	CLK1	CLK0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Register list (output compare)

Compare register (OCCP0 to OCCP3)

Address : 007919 _H	15	14	13	12	11	10	9	8	Initial Value
00791B _H	C15	C14	C13	C12	C11	C10	C09	C08	XXXXXXXX _B
00791D _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
00791F _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 007918 _H	7	6	5	4	3	2	1	0	Initial Value
00791A _H	C07	C06	C05	C04	C03	C02	C01	C00	XXXXXXXX _B
00791C _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
00791E _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Control register (OCS1/3)

Address : 000055 _H	15	14	13	12	11	10	9	8	Initial Value
000057 _H	—	—	—	CMOD	OTE1	OTE0	OTD1	OTD0	---00000 _B
	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Control register (OCS0/2)

Address : 000054 _H	7	6	5	4	3	2	1	0	Initial Value
000056 _H	ICP0	ICP0	ICE1	ICE0	—	—	CST1	CST0	0000--00 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	

• Register list (input capture)

Input capture data register (IPCP0 to IPCP3)

Address : 007911_H

007913_H

007915_H

007917_H

15	14	13	12	11	10	9	8
CP15	CP14	CP13	CP12	CP11	CP10	CP09	CP08
(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)

Initial Value
XXXXXXXX_B

Address : 007910_H

007912_H

007914_H

007916_H

7	6	5	4	3	2	1	0
CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00
(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)

Initial Value
XXXXXXXX_B

Input capture control status register (ICS23)

Address : 000053_H

15	14	13	12	11	10	9	8
ICP3	ICP2	ICE3	ICE2	EG31	EG30	EG21	EG20
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
00000000_B


Input capture control status register (ICS01)

Address : 000052_H

7	6	5	4	3	2	1	0
ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
00000000_B

- Block diagram of the 16-bit free-run timer, input capture units, and output compare units



* : Interrupt number

φ : Machine clock frequency

- 8/16-bit PPG timer (8-bit : 6 channels, 16-bit : 3 channels)

8/16-bit PPG timer consists of an 8-bit down counter (PCNT), PPG control register (PPGC0 to PPGC5), PPG output control register (PPG01, PPG23, PPG45) and PPG reload register (PRLL0 to PRLL5, PRLH0 to PRLH5). When used as an 8-/16-bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.

- 8-bit PPG mode

Each channel operates as an independent 8-bit PPG.

- 8-bit prescaler + 8-bit PPG mode

Operates as an arbitrary-cycle 8-bit PPG with PPG0 (PPG2, PPG4) operating as an 8-bit prescaler and PPG1 (PPG3, PPG5) counted by the borrow output of PPG0 (PPG2, PPG4).

- 16-bit PPG mode

Operates as a 16-bit PPG with PPG0 (PPG2, PPG4) and PPG1 (PPG3, PPG5) connected.

- PPG operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. This can also be used as a D/A converter by an external circuit.

• Register list

PPG operation mode control register
(PPGC1/3/5)

Address : 000047 _H	15	14	13	12	11	10	9	8	Initial Value
000049 _H	PEN1	—	PE10	PIE1	PUF1	MD1	MD0	Reserved	0X000001 _B
00004B _H	(R/W)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

(PPGC0/2/4)

Address : 000046 _H	7	6	5	4	3	2	1	0	Initial Value
000048 _H	PEN0	—	PE00	PIE0	PUF0	—	—	Reserved	0X000XX1 _B
00004A _H	(R/W)	(—)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	

PPG output control register (PPG01/23/45)

Address : 00004C _H	7	6	5	4	3	2	1	0	Initial Value
00004E _H	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	000000XX _B
000050 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


PPG reload register
(PRLH0 to PRLH5)

Address : 007901 _H	15	14	13	12	11	10	9	8	Initial Value
007903 _H	D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXXX _B
007905 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
007907 _H									
007909 _H									
00790B _H									


(PRL0 to PRL5)

Address : 007900 _H	7	6	5	4	3	2	1	0	Initial Value
007902 _H	D07	D06	D05	D04	D03	D02	D01	D00	XXXXXXXX _B
007904 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
007906 _H									
007908 _H									
00790A _H									

• 8/16-bit PPG ch0/2/4 block diagram



• 8-bit PPG ch1/3/5 block diagram



- PWC timer

The PWC timer is a 16-bit multifunction up-count timer capable of measuring the input signal pulse width.

- Register list

PWC control status register (PWCSR)

	15	14	13	12	11	10	9	8	
Address : 00005D _H	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	Reserved	Initial Value 0000000X _B
	(R/W)	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	

	7	6	5	4	3	2	1	0	
Address : 00005C _H	CKS1	CKS0	PIS1	PIS0	S/C	MOD2	MOD1	MOD0	Initial Value 00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PWC data buffer register (PWCR)


	15	14	13	12	11	10	9	8	
Address : 00005F _H	D15	D14	D13	D12	D11	D10	D9	D8	Initial Value 00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

	7	6	5	4	3	2	1	0	
Address : 00005E _H	D7	D6	D5	D4	D3	D2	D1	D0	Initial Value 00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Ratio of dividing frequency control register (DIVR)

	7	6	5	4	3	2	1	0	
Address : 000060 _H	—	—	—	—	—	—	DIV1	DIV0	Initial Value -----00 _B
	(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	

• Block Diagram



7. UART

UART Outline

- UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.
- It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only).
- An interrupt can be generated upon completion of reception, detection of a reception error, or completion of transmission. EI²OS is supported.

UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function
Data buffer	Full-duplex double-buffered
Transmission mode	• Clock synchronous (without start/stop bit) • Clock asynchronous (start-stop synchronous)
Baud rate	• Special-purpose baud-rate generator It is optional from 8 kinds. • Baud rate by external clock (SCK0/SCK1/SCK2/SCK3 terminal input)
Data length	• 8-bit or 7-bit (in the asynchronous normal mode only) • 1-bit to 8-bit (synchronous mode only)
Signal system	Non Return to Zero (NRZ) system
Reception error detection	• Framing error • Overrun error • Parity error (Not supported in operation mode 1)
Interrupt request	• Receive interrupt (reception completed, reception error detected) • Transmission interrupt (transmission completed) • Both the transmission and reception support EI²OS.
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to many (slaves) communication (available just as master)

Note : In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

UART operation modes

Operation mode		Data length		Synchronization	Stop bit length
		Without parity	With parity		
0	Normal mode	7-bit or 8-bit		Asynchronous	1-bit or 2-bit *2
1	Multi processor mode	8-bit + 1*1	—	Asynchronous	
2	Normal mode	1 to 8 bit	—	Synchronous	No

— : Setting disabled

*1 : + 1 is an address/data setting bit (A/D) which is used for communication control.

*2 : Only one bit can be detected as a stop bit at reception.

• Register list

Serial mode register (SMR0 to SMR3)

	7	6	5	4	3	2	1	0	Initial Value
Address : 000020 _H	MD1	MD0	SCKL	M2L2	M2L1	M2L0	SCKE	SOE	00100000 _B
000026 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
00002C _H									
000032 _H									

Serial control register (SCR0 to SCR3)

	15	14	13	12	11	10	9	8	Initial Value
Address : 000021 _H	PEN	P	SBL	CL	A/D	REC	RXE	TXE	00000100 _B
000027 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(W)	(R/W)	(R/W)	
00002D _H									
000033 _H									

Serial input/output data register (SIDR0 to SIDR3 / SODR0 to SODR3)

	7	6	5	4	3	2	1	0	Initial Value
Address : 000022 _H	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX _B
000028 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
00002E _H									
000034 _H									

Serial status register (SSR0 to SSR3)

	15	14	13	12	11	10	9	8	Initial Value
Address : 000023 _H	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE	00001000 _B
000029 _H	(R)	(R)	(R)	(R)	(R)	(R/W)	(R/W)	(R/W)	
00002F _H									
000035 _H									


UART prescaler reload register (UTRLR0 to UTRLR3)

	7	6	5	4	3	2	1	0	Initial Value
Address : 000024 _H	D7	D6	D5	D4	D3	D2	D1	D0	00000000 _B
00002A _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
000030 _H									
000036 _H									

UART prescaler control register (UTCRC0 to UTCRC3)

	15	14	13	12	11	10	9	8	Initial Value
Address : 000025 _H	MD	SRST	CKS	Reserved	—	D10	D9	D8	0000-000 _B
00002B _H	(R/W)	(R/W)	(R/W)	(R/W)	(—)	(R/W)	(R/W)	(R/W)	
000031 _H									
000037 _H									

• Block Diagram



8. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface in an 8-bit, single-channel, capable of clock synchronous data transfer. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are 2 serial I/O operation modes available:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK).
By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

• Register list

Serial mode control status register (SMCS)

	15	14	13	12	11	10	9	8	Initial Value
Address : 000059 _H	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	00000010 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

	7	6	5	4	3	2	1	0	Initial Value
Address : 000058 _H	—	—	—	—	MODE	BDS	SOE	SCOE	XXXX0000 _B
	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	


Serial data register (SDR)

	7	6	5	4	3	2	1	0	Initial Value
Address : 00005A _H	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Communication prescaler control register (SDCR)

	15	14	13	12	11	10	9	8	Initial Value
Address : 00005B _H	MD	—	—	—	DIV3	DIV2	DIV1	DIV0	0XXX0000 _B
	(R/W)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



9. I²C Interface

The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection
- Bus error detection function

• Register list

I²C bus status register (IBSR0 to IBSR2)

Address : 000070 _H	7	6	5	4	3	2	1	0	Initial Value
000076 _H	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	00000000 _B
00007C _H	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

I²C bus control register (IBCR0 to IBCR2)

Address : 000071 _H	15	14	13	12	11	10	9	8	Initial Value
000077 _H	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	00000000 _B
00007D _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

I²C bus clock selection register (ICCR0 to ICCR2)

Address : 000072 _H	7	6	5	4	3	2	1	0	Initial Value
000078 _H	—	—	EN	CS4	CS3	CS2	CS1	CS0	XXX0XXX _B
00007E _H	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


I²C bus address register (IADR0 to IADR2)

Address : 000073 _H	15	14	13	12	11	10	9	8	Initial Value
000079 _H	—	A6	A5	A4	A3	A2	A1	A0	XXXXXXXX _B
00007F _H	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

I²C bus data register (IDAR0 to IDAR2)

Address : 000074 _H	7	6	5	4	3	2	1	0	Initial Value
00007A _H	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX _B
000080 _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



10. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Conform to USB2.0 Full Speed
- Full speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16
- Toggle check by data synchronization bit
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these 3 commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to 6 EndPoints (EndPoint0 is fixed to control transfer)
- 2 transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for EndPoint 0)
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint 0)
- Capable of detection of connection and disconnection by monitoring the USB bus power line

• Register list

UDC control register (UDCC)

Address : 0000D0 _H	7	6	5	4	3	2	1	0	Initial Value
	RST	RESUM	HCONX	USTP	Reserved	Reserved	RFBK	PWC	10100000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

EP0 control register (EP0C)

Address : 0000D2 _H	7	6	5	4	3	2	1	0	Initial Value
	Reserved	PKS0	PKS0	PKS0	PKS0	PKS0	PKS0	PKS0	X1000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000D3 _H	15	14	13	12	11	10	9	8	Initial Value
	—	—	—	—	Reserved	Reserved	STAL	Reserved	XXXX0000 _B
	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	

EP1 control register (EP1C)

Address : 0000D4 _H	7	6	5	4	3	2	1	0	Initial Value
	PKS1	PKS1	PKS1	PKS1	PKS1	PKS1	PKS1	PKS1	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000D5 _H	15	14	13	12	11	10	9	8	Initial Value
	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	PKS1	01100001 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

(Continued)

EP2/3/4/5 control register (EP2C to EP5C)

Address : 0000D6 _H	7	6	5	4	3	2	1	0	Initial Value
0000D8 _H	Reserved	PKS2 to 5	PKS2 to 5	PKS2 to 5	PKS2 to 5	PKS2 to 5	PKS2 to 5	PKS2 to 5	01000000 _B
0000DA _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
0000DC _H									

Address : 0000D7 _H	15	14	13	12	11	10	9	8	Initial Value
0000D9 _H	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000 _B
0000DB _H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
0000DD _H									

Time stamp register (TMSP)

Address : 0000DE _H	7	6	5	4	3	2	1	0	Initial Value
	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	00000000 _B
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

Address : 0000DF _H	15	14	13	12	11	10	9	8	Initial Value
	—	—	—	—	—	TMSP	TMSP	TMSP	00000000 _B
	(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)	

UDC status register (UDCS)

Address : 0000E0 _H	7	6	5	4	3	2	1	0	Initial Value
	VOFF	VON	SUSP	SOF	BRST	WKUP	SETP	CONF	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Interrupt enable register (UDCIE)

Address : 0000E1 _H	15	14	13	12	11	10	9	8	Initial Value
	VOFFIE	VONIE	SUSPIE	SOFIE	BRSTIE	WKUPIE	CONFN	CONFIE	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	

EP0I status register (EP0IS)

Address : 0000E2 _H	7	6	5	4	3	2	1	0	Initial Value
	—	—	—	—	—	—	—	—	XXXXXXXX _B
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	

Address : 0000E3 _H	15	14	13	12	11	10	9	8	Initial Value
	BFINI	DRQIIE	—	—	—	DRQI	—	—	10XXX1XX _B
	(R/W)	(R/W)	(—)	(—)	(—)	(R/W)	(—)	(—)	

(Continued)

(Continued)

EP0O status register (EP0OS)

Address : 0000E4 _H	7	6	5	4	3	2	1	0	Initial Value
	—	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXXX _B
	(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

Address : 0000E5 _H	15	14	13	12	11	10	9	8	Initial Value
	BFINI	DRQOIE	SPKIE	—	—	DRQO	SPK	—	100XX00X _B
	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	

EP1 status register (EP1S)

Address : 0000E6 _H	7	6	5	4	3	2	1	0	Initial Value
	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000E7 _H	15	14	13	12	11	10	9	8	Initial Value
	BFINI	DRQIE	SPKIE	—	BUSY	DRQ	SPK	SIZE	100000X _B
	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(R/W)	

EP2/3/4/5 status register (EP2S to EP5S)

Address : 0000E8 _H 0000EA _H 0000EC _H 0000EE _H	7	6	5	4	3	2	1	0	Initial Value
	—	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXXX _B
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000E9 _H 0000EB _H 0000ED _H 0000EF _H	15	14	13	12	11	10	9	8	Initial Value
	BFINI	DRQIE	SPKIE	—	BUSY	DRQ	SPK	—	100000X _B
	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(—)	

EP0/1/2/3/4/5 data register (EP0DT to EP5DT)

Address : 0000F0 _H 0000F2 _H 0000F4 _H 0000F6 _H 0000F8 _H 0000FA _H	7	6	5	4	3	2	1	0	Initial Value
	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000F1 _H 0000F3 _H 0000F5 _H 0000F7 _H 0000F9 _H 0000FB _H	15	14	13	12	11	10	9	8	Initial Value
	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

11. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

Feature of USB Mini-HOST

- Automatic detection of Low Speed/Full Speed forwarding
 - Low Speed/Full Speed forwarding support
 - Automatic detection of connection and cutting device
 - Reset sending function support to USB-bus
 - Support of IN/OUT/SETUP/SOF token
 - In-token handshake packet automatic transmission (excluding STALL)
 - Out-token handshake packet automatic detection
 - Supports a maximum packet length of 256 bytes.
 - Error (CRC error/toggle error/time-out) various supports
 - WakeUp function support
- Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		○	×
Transfer	Bulk transfer	○	○
	Control forwarding	○	○
	Interrupt forwarding	○	○
	ISO transfer	○	×
Forwarding speed	Low Speed	○	○
	Full Speed	○	○
PRE packet support		○	×
SOF packet support		○	○
Error	CRC error	○	○
	Toggle error	○	○
	Time-out	○	○
	Maximum packet < receive data	○	○
Detection of connection and cutting of device		○	○
Forwarding speed detection		○	○

- : Supported
× : Not supported

• Register list

USB host control register 0 (HCONT0)

Address : 0000C0 _H	7	6	5	4	3	2	1	0	Initial Value
	RWKIRE	URIRE	CMPIRE	CNNIRE	DIRE	SOFIRE	URST	HOST	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB host control register 1 (HCONT1)

Address : 0000C1 _H	15	14	13	12	11	10	9	8	Initial Value
	Reserved	Reserved	Reserved	Reserved	Reserved	SOFSTEP	CANCEL	RETRY	00000001 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB host interruption register (HIRQ)

Address : 0000C2 _H	7	6	5	4	3	2	1	0	Initial Value
	TCAN	Reserved	RWKIRQ	URIRQ	CMPIRQ	CNNIRQ	DIRQ	SOFIRQ	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB host error status register (HERR)

Address : 0000C3 _H	15	14	13	12	11	10	9	8	Initial Value
	LSTSOF	RERR	TOUT	CRC	TGERR	STUFF	HS	HS	00000011 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB host state status register (HSTATE)

Address : 0000C4 _H	7	6	5	4	3	2	1	0	Initial Value
	—	—	ALIVE	CLKSEL	SOFBUSY	SUSP	TMODE	CSTAT	XX010010 _B
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R)	

USB SOF interruption FRAME comparison register (HFCOMP)

Address : 0000C5 _H	15	14	13	12	11	10	9	8	Initial Value
	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

(Continued)

(Continued)

USB retry timer setting register 0/1/2 (HRTIMER)

Address : 0000C6 _H	<table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>RTIMER0</td><td>RTIMER0</td><td>RTIMER0</td><td>RTIMER0</td><td>RTIMER0</td><td>RTIMER0</td><td>RTIMER0</td><td>RTIMER0</td></tr><tr><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td></tr></table>	7	6	5	4	3	2	1	0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	Initial Value 00000000 _B
7	6	5	4	3	2	1	0																			
RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0																			
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)																			
Address : 0000C7 _H	<table><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td></tr><tr><td>RTIMER1</td><td>RTIMER1</td><td>RTIMER1</td><td>RTIMER1</td><td>RTIMER1</td><td>RTIMER1</td><td>RTIMER1</td><td>RTIMER1</td></tr><tr><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td><td>(R/W)</td></tr></table>	15	14	13	12	11	10	9	8	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	Initial Value 00000000 _B
15	14	13	12	11	10	9	8																			
RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1																			
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)																			
Address : 0000C8 _H	<table><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>RTIMER2</td><td>RTIMER2</td></tr><tr><td>(—)</td><td>(—)</td><td>(—)</td><td>(—)</td><td>(—)</td><td>(—)</td><td>(R/W)</td><td>(R/W)</td></tr></table>	7	6	5	4	3	2	1	0	—	—	—	—	—	—	RTIMER2	RTIMER2	(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	Initial Value XXXXXX00 _B
7	6	5	4	3	2	1	0																			
—	—	—	—	—	—	RTIMER2	RTIMER2																			
(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)																			

USB host address register (HADR)

Address : 0000C9 _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	—	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB EOF setting register 0/1 (HEOF)

Address : 0000CA _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Address : 0000CB _H	15	14	13	12	11	10	9	8	Initial Value XX000000 _B
	—	—	EOF1	EOF1	EOF1	EOF1	EOF1	EOF1	
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB FRAME setting register (HFRAME)

Address : 0000CC _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Address : 0000CD _H	15	14	13	12	11	10	9	8	Initial Value XXXXXX00 _B
	—	—	—	—	—	FRAME1	FRAME1	FRAME1	
	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	

USB token end point register (HTOKEN)

Address : 0000CE _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	TGGL	TKNEN	TKNEN	TKNEN	ENDPT	ENDPT	ENDPT	ENDPT	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

12. 8/10-bit A/D converter

The A/D converter converts analog input voltages into digital values and has the following features.

- RC sequential compare conversion method with sample and hold circuit
- Selectable 8-bit resolution or 10-bit resolution
- Analog input program-selectable from among 16 channels

Single conversion mode : Convert 1 selected channel

Scan conversion mode : Continuous plural channels (maximum 16 channels can be programmed) are converted.

Continuous conversion mode : Repeatedly convert the specified channels.

Stop conversion mode: Convert one channel then suspend conversion to remain on standby until the next activation. (Simultaneous conversion start available.)

- An interrupt request to the CPU can be generated upon completion of A/D conversion. Suitable for continuous processing as this interrupt activates μ DMA to transfer the data resulting from A/D conversion to memory.
- The activation source can be selected from among software, external trigger (falling edge), and timer (rising edge).

• Register list

AD control status register lower/upper (ADCS0/1)

Address : 000040 _H	7	6	5	4	3	2	1	0	Initial Value
	MD1	MD0	—	—	—	—	—	Reserved	00 - - - - 0 _B
	(R/W)	(R/W)	(—)	(—)	(—)	(—)	(—)	(R/W)	

Address : 000041 _H	15	14	13	12	11	10	9	8	Initial Value
	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(W)	(R/W)	

AD data register lower/upper (ADCR0/1)


Address : 000042 _H	7	6	5	4	3	2	1	0	Initial Value
	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX _B
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

Address : 000043 _H	15	14	13	12	11	10	9	8	Initial Value
	S10	ST1	ST0	CT1	CT0	—	D9	D8	00101XXX _B
	(R/W)	(W)	(W)	(W)	(W)	(—)	(R)	(R)	

AD conversion channel selection register (ADMR)

Address : 000045 _H	15	14	13	12	11	10	9	8	Initial Value
	ANS3	ANS2	ANS1	ANS0	ANE3	ANE2	ANE1	ANE0	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



13. DTP/External interrupt circuit

Overview of DTP/External interrupt circuit

DTP (Data Transfer Peripheral)/External interrupt circuit detects the interrupt request input from the external interrupt input terminal (INT7 to INT0) , and outputs the interrupt request.

- DTP/External interrupt circuit function

The DTP/External interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).

If CPU accepts the interrupt request, and if the extended intelligent I/O service (EI²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by EI²OS. And if EI²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by EI²OS.

- Overview of DTP/External interrupt circuit

	External interrupt	DTP function
Input pin	8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)	
Interrupt source	The detection level or the type of the edge for each terminal can be set in the request level setting register (ELVR).	
	Input of H level/L level/rising edge/falling edge.	
Interrupt number	#18 (12 _H), #20 (14 _H), #22 (16 _H), #24 (18 _H)	
Interrupt control	Enabling/disabling the interrupt request output using the DTP/interrupt enable register (ENIR)	
Interrupt flag	Holding the interrupt causes using the DTP/interrupt cause register (EIRR)	
Process setting	Disable EI ² OS (ICR: ISE="0")	Enable EI ² OS (ICR: ISE="1")
Process	Branched to the interrupt handling routine	After an automatic data transfer by EI ² OS, branched to the interrupt handling routine

• Register list

Interrupt/DTP enable register (ENIR)

	7	6	5	4	3	2	1	0
Address : 00003C _H	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
00000000_B

Interrupt/DTP source register (EIRR)

	15	14	13	12	11	10	9	8
Address : 00003D _H	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
XXXXXXXX_B

Request level setting register (ELVR)


	7	6	5	4	3	2	1	0
Address : 00003E _H	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
00000000_B

	15	14	13	12	11	10	9	8
Address : 00003F _H	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
00000000_B

• Block Diagram



15. μ DMAC

μ DMAC is simple DMA with the function equal with EI²OS. It has 16 DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA startup
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register, and descriptor.
- A STOP request is available for stopping DMA transfer from the resource.

Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

• Register list

DMA enable register upper (DERH)

Address : 0000AD _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA enable register lower (DERL)

Address : 0000AC _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA stop status register (DSSR)

Address : 0000A4 _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	STP7 STP15	STP6 STP14	STP5 STP13	STP4 STP12	STP3 STP11	STP2 STP10	STP1 STP9	STP0 STP8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	*

DMA status register upper (DSRH)

Address : 00009D _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	DTE15	DTE14	DTE13	DTE12	DTE11	DTE10	DTE9	DTE8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA status register lower (DSRL)

Address : 00009C _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	DTE7	DTE6	DTE5	DTE4	DTE3	DTE2	DTE1	DTE0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA descriptor channel specification register (DCSR)

Address : 00009B _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	STP	Reserved	Reserved	Reserved	DCSR3	DCSR2	DCSR1	DCSR0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

* : The DSSR is lower when the STP bit of DCSR in the DSSR is 0.
The DSSR is upper when the STP bit of DCSR in the DSSR is 1.

(Continued)

(Continued)

DMA buffer address pointer lower 8-bit (DBAPL)

Address : 007920 _H	7	6	5	4	3	2	1	0	Initial Value
	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA buffer address pointer middle 8-bit (DBAPM)

Address : 007921 _H	15	14	13	12	11	10	9	8	Initial Value
	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA buffer address pointer upper 8-bit (DBAPH)

Address : 007922 _H	7	6	5	4	3	2	1	0	Initial Value
	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA control register (DMACS)

Address : 007923 _H	15	14	13	12	11	10	9	8	Initial Value
	RDY2	RDY1	BYTEL	IF	BW	BF	DIR	SE	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA I/O register address pointer lower 8-bit (DIOAL)

Address : 007924 _H	7	6	5	4	3	2	1	0	Initial Value
	A07	A06	A05	A04	A03	A02	A01	A00	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA I/O register address pointer upper 8-bit (DIOAH)

Address : 007925 _H	15	14	13	12	11	10	9	8	Initial Value
	A15	A14	A13	A12	A11	A10	A09	A08	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA data counter lower 8-bit (DDCTL)

Address : 007926 _H	7	6	5	4	3	2	1	0	Initial Value
	B07	B06	B05	B04	B03	B02	B01	B00	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA data counter upper 8-bit (DDCTH)

Address : 007927 _H	15	14	13	12	11	10	9	8	Initial Value
	B15	B14	B13	B12	B11	B10	B09	B08	XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Note : The above register is switched for each channel depending on the DCSR.

16. External bus pin control circuit

The external bus pin control circuit controls external bus pins to extend the CPU address and data buses to externals.

• Register list

• Automatic ready function selection register (ARSR)

Address : 0000A5 _H	15	14	13	12	11	10	9	8	Initial Value
	ICR1	ICR0	HMR1	HMR0	—	—	LMR1	LMR0	0011- - 00 _B
	(W)	(W)	(W)	(W)	(—)	(—)	(W)	(W)	

• External address output control register (HACR)


Address : 0000A6 _H	7	6	5	4	3	2	1	0	Initial Value
	E23	E22	E21	E20	E19	E18	E17	E16	00000000 _B
	(W)	(W)	(W)	(W)	(W)	(W)	(W)	(W)	

• Bus control signal selection register (EPCR)

Address : 0000A7 _H	15	14	13	12	11	10	9	8	Initial Value
	CKE	RYE	HDE	Reserved	HMBS	(W)RE	LMBS	—	0000*10 - _B
	(W)	(W)	(W)	(W)	(W)	(W)	(W)	(—)	

W :Write only
— :Unused
* :“1” or “0”

• Block Diagram



17. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

2 address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.

• Register list

• Program address detect register 0 to 2 (PADR0)

PADR0 (lower)

Address : 001FF0 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR0 (middle)

Address : 001FF1 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR0 (upper)

Address : 001FF2 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Program address detect register 3 to 5 (PADR1)

PADR1 (lower)

Address : 001FF3 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR1 (middle)

Address : 001FF4 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR1 (upper)

Address : 001FF5 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Program address detection control status register (PACSR)

PACSR

Address : 00009E _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	Reserved	Reserved	Reserved	Reserved	ADIE	Reserved	ADDE	Reserved	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

R/W : Readable and Writable

X : Undefined


18. Delay interrupt generator module

- The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

• Delay interrupt generator module function

	Function and control
Interrupt source	- Setting the R0 bit in the delayed interrupt request generation/release register to 1 (DIRR: R0 = 1) generates a delayed interrupt request. - Setting the R0 bit in the delayed interrupt request generation/release register to 0 (DIRR: R0 = 0) cancels the delayed interrupt request.
Interrupt control	No setting of permission register is provided.
Interrupt flag	Set in bit R0 of the delayed interrupt request generation /clear register (DIRR : R0)
EI ² OS support	Not ready for extended intelligent I/O service (EI²OS).

• Block Diagram




19. ROM mirror function selection module

- The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

ROM mirroring function selection module function

	Description
Mirror setting address	• FFFFFFF _H to FF8000 _H in the FF bank can be read through 00FFFF _H to 008000 _H in the 00 bank.
Interrupt source	• None.
EI ² OS support	• Not ready for extended intelligent I/O service (EI ² OS) .

• Block Diagram



20. Low power consumption (standby) mode

- The F²MC-16LX can be set to save power consumption by selecting and setting the low power consumption mode.

• CPU operation mode and functional description

CPU operating clock	Operation mode	Description
PLL clock	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of oscillator clock (HCLK) frequency.
	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) .
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
Main clock	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
Sub clock	Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
	Watch mode	Only the watch timer operates at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
	Stop	The CPU and peripheral resources are suspended with the subclock stopped.
CPU intermittent operation mode	Normal run	The halved or PLL-multiplied oscillator clock (HCLK) frequency or the subclock (SCLK) frequency is used for operation while being decimated in a certain period.

• Register list

Low power consumption mode control register (LPMCR)								Initial Value 00011000 _B
Address : 0000A0 _H	7	6	5	4	3	2	1	0
	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved
	(W)	(W)	(R/W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)

21. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation is referred to as PLL clock.

- Register list

Clock selection register (CKSCR)

Address : 0000A1_H

15	14	13	12	11	10	9	8
SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0
(R)	(R)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value
11111100_B

22. 3 Mbits flash memory

- The description that follows applies to the flash memory built in the MB90F334A; it is not applicable to evaluation ROM or masked ROM.
- The flash memory is located in bank FF in the CPU memory map.

• Function to flash memory

	Description
Memory capacity	• 3072 Kbits (384 Kbytes)
Memory configuration	• 384 Kwords × 8 bits/192 Kwords × 16 bits
Sector configuration	• 64 Kbytes × 5 + 32 Kbytes + 8 Kbytes × 2 + 16 Kbytes
Sector protect function	• Possibility that set up with a recommendation parallel writer
Program algorithm	• Automatic program algorithm (Embedded Algorithm* : Similar to MBM29LV400TC)
Operation command	• Compatibility with the JEDEC standard-type command • Built-in deletion pause/deletion resume function • Detection of programming/erasure completion using data polling and the toggle bit • Capable of erasing data sector by sector (in arbitrary combination of sectors)
Program/Erase cycle	• At least 10,000 times guaranteed
How to program and erase memory	• Parallel programmer available for programming and erasure (Ando Denki : AF9708, AF9709, AF9709B) • Can be written and erased using a dedicated serial writer (Yokogawa Digital Computer Corporation : AF220/AF210/AF120/AF110) • Write/delete operation by program execution
Interrupt source	• Programming/erasure completion sources
EI ² OS supports	• Not ready for expanded intelligent I/O service (EI ² OS).

* : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

- Sector configuration of flash memory

Flash Memory CPU address Writer address *

Prohibited	F80000H	00000H
	F8FFFFH	0FFFFH
SA0 (64 Kbytes)	F90000H	10000H
	F9FFFFH	1FFFFH
SA1 (64 Kbytes)	FA0000H	20000H
	FAFFFFH	2FFFFH
SA2 (64 Kbytes)	FB0000H	30000H
	FBFFFFH	3FFFFH
Prohibited	FC0000H	40000H
	FCFFFFH	4FFFFH
SA3 (64 Kbytes)	FD0000H	50000H
	FDFFFFH	5FFFFH
SA4 (64 Kbytes)	FE0000H	60000H
	FEFFFFH	6FFFFH
SA5 (32 Kbytes)	FF0000H	70000H
	FF7FFFH	77FFFH
SA6 (8 Kbytes)	FF8000H	78000H
	FF9FFFH	79FFFH
SA7 (8 Kbytes)	FFA000H	7A000H
	FFBFFFH	7BFFFH
SA8 (16 Kbytes)	FFC000H	7C000H
	FFFFFHH	7FFFFH

* : The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.


- Register list

Flash memory control register (FMCS)

Address : 0000AE _H	7	6	5	4	3	2	1	0	Initial Value 000X0000 _B
	INTE	RDYINT	WE	RDY	Reserved	LPM1	Reserved	LPM0	
	(R/W)	(R/W)	(R/W)	(R)	(W)	(R/W)	(W)	(R/W)	

- Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Y.D.C. Co., Ltd. is used for Fujitsu standard serial on-board writing.




Note : Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the AF220, AF210, AF120 and AF110 flash microcontroller programmer, general-purpose common cable for connection (AZ210) and connectors.

• Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting MD2=1, MD1=1 and MD0 =0.
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.
P60, P61	Programming program start pins	Input a Low level to P60 and a High level to P61.
$\overline{\text{RST}}$	Reset input pin	—
SIN0	Serial data input pin.	UART0 is used as CLK synchronous mode. In program mode, the pins used for the UART0 CLK synchronous mode are SIN0, SOT0 and SCK0.
SOT0	Serial data output pin	
SCK0	Serial clock input pin	
V _{cc}	Power source input pin	When supplying the write voltage (MB90F334A : 3.3 V $\pm$ 0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.
V _{ss}	GND Pin	Share GND with the flash microcontroller programmer.

The control circuit shown in the figure is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F334A serial clock frequency that can be input is determined by the following expression:
Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Inputable serial clock frequency = $0.125 \times$ oscillation clock frequency.

• Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the microcontroller	Maximum serial clock frequency that can be set with the AF220, AF210, AF120 or AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

• System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corporation)

Part number		Function	
Unit	AF220/AC4P	Model with internal Ethernet interface	/100 V to 220 V power adapter
	AF210/AC4P	Standard model	/100 V to 220 V power adapter
	AF120/AC4P	Single key internal Ethernet interface mode	/100 V to 220 V power adapter
	AF110/AC4P	Single key model	/100 V to 220 V power adapter
AZ221		PC/AT RS232C cable for writer	
AZ210		Standard target probe (a) length : 1 m	
FF201		Control module for Fujitsu F ² MC-16LX flash microcontroller control module	
AZ290		Remote controller	
/P4		4 MB PC Card (option) FLASH memory capacity to 512 KB correspondence	

Contact to : Yokogawa Digital Computer Corporation TEL : 042-333-6224

Note : The AF200 flash microcontroller programmer is a retired product, but it can be supported using control module FF201.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

($V_{CC} = 3.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	$V_{CC} \geq AV_{CC}^{*1}$
	$AVRH$	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	$AV_{CC} \geq AVR \geq 0\text{ V}^{*6}$
Input voltage	V_I	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	*2
		$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	Nch O.D (Withstand voltage of 5 V I/O)
		- 0.5	$V_{SS} + 4.5$	V	USB I/O
Output voltage	V_O	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	*2
		- 0.5	$V_{SS} + 4.5$	V	USB I/O
L level maximum output current	I_{OL1}	—	10	mA	Other than USB I/O*3
	I_{OL2}	—	43	mA	USB I/O*3
L level average output current	I_{OLAV}	—	3	mA	*4
L level maximum total output current	ΣI_{OL}	—	60	mA	
L level average total output current	ΣI_{OLAV}	—	30	mA	*5
H level maximum output current	I_{OH1}	—	- 10	mA	Other than USB I/O*3
	I_{OH2}	—	- 43	mA	USB I/O*3
H level average output current	I_{OHAV}	—	- 3	mA	*4
H level maximum total output current	ΣI_{OH}	—	- 60	mA	
H level average total output current	ΣI_{OHAV}	—	- 30	mA	*5
Power consumption	P_d	—	351	mW	Target value
Operating temperature	T_A	- 40	+ 85	°C	
Storage temperature	T_{stg}	- 55	+ 150	°C	
		- 55	+ 125	°C	USB I/O

*1 : Be careful not to let AV_{CC} exceed V_{CC} , for example, when the power is turned on.

*2 : V_I and V_O must not exceed $V_{CC} + 0.3\text{ V}$. It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

*3 : A peak value of an applicable one pin is specified as a maximum output current.

*4 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.

*5 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

*6 : Be careful not to let $AVRH$ exceed AV_{CC} .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

($V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	3.0	3.6	V	At normal operation (when using USB)
		2.7	3.6	V	At normal operation (when not using USB)
		1.8	3.6	V	Hold state of stop operation
Input H voltage	V_{IH}	$0.7 V_{CC}$	$V_{CC} + 0.3$	V	CMOS input pin
	V_{IHS}	$0.8 V_{CC}$	$V_{CC} + 0.3$	V	CMOS hysteresis input pin
	V_{IHM}	$V_{CC} - 0.3$	$V_{CC} + 0.3$	V	MD pin input
	V_{IHUSB}	2.0	$V_{CC} + 0.3$	V	USB pin input
Input L voltage	V_{IL}	$V_{SS} - 0.3$	$0.3 V_{CC}$	V	CMOS input pin
	V_{ILS}	$V_{SS} - 0.3$	$0.2 V_{CC}$	V	CMOS hysteresis input pin
	V_{ILM}	$V_{SS} - 0.3$	$V_{SS} + 0.3$	V	MD pin input
	V_{ILUSB}	V_{SS}	0.8	V	USB pin input
Differential input sensitivity	V_{DI}	0.2	—	V	USB pin input
Differential common mode input voltage range	V_{CM}	0.8	2.5	V	USB pin input
Series resistance	R_S	25	30	Ω	Recommended value = $27\ \Omega$ at using USB
Operating temperature	T_A	- 40	+ 85	$^{\circ}\text{C}$	When not using USB
		0	+ 70	$^{\circ}\text{C}$	When using USB

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Sym bol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Output H voltage	V _{OH}	Output pins other than P60 to P67, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	I _{OH} = − 4.0 mA	V _{CC} − 0.5	—	V _{CC}	V	
		HVP, HVM, DVP, DVM	RL = 15 kΩ ± 5%	2.8	—	3.6	V	
Output L voltage	V _{OL}	Output pins other than HVP, HVM, DVP, DVM	I _{OL} = 4.0 mA	V _{SS}	—	V _{SS} 0.4	V	
		HVP, HVM, DVP, DVM	RL = 1.5 kΩ ± 5%	0	—	0.3	V	
Input leak current	I _{IL}	Output pins other than P60 to P67, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	V _{CC} = 3.3 V, V _{SS} < V _I < V _{CC}	− 10	—	+ 10	μA	
		HVP, HVM, DVP, DVM	—	− 5	—	+ 5	μA	
Pull-up resistance	R _{PULL}	P00 to P07, P10 to P17	V _{CC} = 3.3 V, T _A = + 25 °C	25	50	100	kΩ	
Open drain output current	I _{LIOD}	P60 to P67, PA0 to PA7, PB0 to PB4,	—	—	0.1	10	μA	
Power supply current	I _{CC}	V _{CC}	V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	TBD	—	mA	At USB operating Max 90 mA (Target)
			V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	70	—	mA	At non-operating USB (USTP = 0)
			V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	TBD	—	mA	At non-operating USB (USTP = 1)
	I _{CCS}		V _{CC} = 3.3 V, Internal frequency 24 MHz, At sleep mode	—	27	—	mA	
	I _{CTS}		V _{CC} = 3.3 V, Internal frequency 24 MHz, At timer mode	—	3.5	—	mA	
			V _{CC} = 3.3 V, Internal frequency 3 MHz, At timer mode	—	1	—	mA	
	I _{CCL}		V _{CC} = 3.3 V, Internal frequency 8 kHz, At subclock operation, (T _A = +25 °C)	—	TBD	—	mA	Mask version
				—	0.7	—	mA	Flash version

(Continued)

(Continued)

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CCLS}	V_{CC}	$V_{CC} = 3.3\text{ V}$, Internal frequency 8 kHz, At sub clock, At sleep operating, ($T_A = +25\text{ }^{\circ}\text{C}$)	—	TBD	—	mA	
	I_{CCT}		$V_{CC} = 3.3\text{ V}$, Internal frequency 8 kHz, Watch mode, ($T_A = +25\text{ }^{\circ}\text{C}$)	—	TBD	—	A	
	I_{CCH}		$T_A = +25\text{ }^{\circ}\text{C}$, At stop	—	1	—	mA	
Input capacitance	C_{IN}	Other than AV_{CC} , AV_{SS} , V_{CC} , V_{SS}	—	—	5	15	pF	
Pull-up resistor	R_{up}	$\overline{RST}$	—	25	50	100	k Ω	

Note : P60 to P67, PA0 to PA7, and PB0 to PB4 are N-ch open-drain pins usually used as CMOS.


4. AC Characteristics

(1) Clock input timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)


Parameter	Sym- bol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_{CH}	X0, X1	—	6	—	MHz	External crystal oscillation
			6	—	24	MHz	External clock input
	f_{CL}	X0A, X1A	—	32.768	—	kHz	
Clock cycle time	t_{HCYL}	X0, X1	—	166.7	—	ns	External crystal oscillation
			166.7	—	41.7	ns	External clock input
	t_{LCYL}	X0A, X1A	—	30.5	—	s	
Input clock pulse width	P_{WH} P_{WL}	X0	10	—	—	ns	A reference duty ratio is 30% to 70%.
	P_{WHL} P_{WLL}	X0A	—	15.2	—	s	
Input clock rise time and fall time	t_{cr} t_{cf}	X0	—	—	5	ns	At external clock
Internal operating clock frequency	f_{CP}	—	3	—	24	MHz	When main clock is used
	f_{CPL}	—	—	8.192	—	kHz	When sub clock is used
Internal operating clock cycle time	t_{CP}	—	42	—	333	ns	When main clock is used
	t_{CPL}	—	—	122.1	—	s	When sub clock is used

• Clock Timing




- PLL operation guarantee range

Relation between internal operation clock frequency and power supply voltage



Note : When the USB is used, operation is guaranteed at voltages between 3.0 V and 3.6 V.


Relation between oscillation frequency and internal operation clock frequency




The AC standards assume the following measurement reference voltages.

- Input signal waveform

Hysteresis input pin




Hysteresis input/other than MD input pin



- Output signal waveform

Output pin




(2) Clock Output Timing (target value)

($V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	CLK	—	t_{CP}	—	ns	
CLK $\uparrow$ →CLK $\downarrow$	t_{CHCL}	CLK	$V_{CC} = 3.0\text{ V}$ to 3.6 V	$t_{CP}/2 - 15$	$t_{CP}/2 + 15$	ns	At $f_{CP} = 24\text{ MHz}$
				$t_{CP}/2 - 20$	$t_{CP}/2 + 20$	ns	At $f_{CP} = 12\text{ MHz}$
				$t_{CP}/2 - 64$	$t_{CP}/2 + 64$	ns	At $f_{CP} = 6\text{ MHz}$

Note : t_{CP} : See (1) Clock Timing Ratings.




(3) Reset

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)


Parameter	Sym- bol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	$\overline{RST}$	—	500	—	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode
				Oscillation time of oscillator* + 500 ns	—	μs	At stop mode, At sub clock mode, At sub sleep mode, At watch mode

* : Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.

- During normal operation, time-base timer mode, main sleep mode and PLL sleep mode



- During stop mode, subclock mode, sub-sleep mode and watch mode




(4) Power-on Reset


($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t_R	V_{CC}	—	—	30	ms	
Power supply shutdown time	t_{OFF}	V_{CC}		1	—	ms	For repeated operation

- Notes :
- V_{CC} must be lower than 0.2 V before the power supply is turned on.
 - The above standard is a value for performing a power-on reset.
 - In the device, there are internal registers which is initialized only by a power-on reset.
When the initialization of these items is expected, turn on the power supply according to the standards.



Sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.




(5) UART0, 1, 2, 3 I/O extended serial timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCKx	Internal shift clock mode output pin is : $C_L = 80\text{ pF} + 1\text{TTL}$	$8\ t_{CP}$	—	ns	
SCK↓→SOT delay time	t_{SLOV}	SCKx, SOTx		- 80	+ 80	ns	
Valid SIN→SCK↑	t_{IVSH}	SCKx, SINx		100	—	ns	
SCK↑→valid SIN hold time	t_{SHIX}	SCKx, SINx		60	—	ns	
Serial clock H pulse width	t_{SHSL}	SCKx, SINx	External shift clock mode output pin is : $C_L = 80\text{ pF} + 1\text{TTL}$	$4\ t_{CP}$	—	ns	
Serial clock L pulse width	t_{SLSH}	SCKx, SINx		$4\ t_{CP}$	—	ns	
SCK↓→SOT delay time	t_{SLOV}	SCKx, SOTx		—	150	ns	
Valid SIN→SCK↑	t_{IVSH}	SCKx, SINx		60	—	ns	
SCK↑→valid SIN hold time	t_{SHIX}	SCKx, SINx		60	—	ns	

Notes : • AC rating in CLK synchronous mode.
 • C_L is a load capacitance value on pins for testing.
 • t_{CP} is the machine cycle period (unit : ns)

- Internal shift clock mode




- External shift clock mode



(6) I²C timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+85 \text{ }^{\circ}\text{C}$)


Parameter	Sym- bol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
SCL clock frequency	f_{SCL}	—	—	0	100	kHz	
Bus-free time between stop and start conditions	t_{BUS}	—		4.7	—	μs	
Hold time (resend) start	t_{HDSTA}	—		4.0	—	μs	The first clock pulse is generated immediately after the period.
SCL clock "L" status hold time	t_{LOW}	—		4.7	—	μs	
SCL clock "H" status hold time	t_{HIGH}	—		4.0	—	μs	
Resend start condition set-up time	t_{SUSTA}	—		4.7	—	μs	
Data hold time	t_{HDDAT}	—		0	—	μs	
Data set-up time	t_{SUDAT}	—		40	—	ns	
SDA and SCL signal rise time	t_R	—		—	1000	ns	
SDA and SCL signal fall time	t_F	—		—	300	ns	
Stop condition set-up time	t_{SUSTO}	—		4.0	—	μs	



(7) Timer input timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)


Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH} t_{TIWL}	FRCK, INx, TINx PWC	—	$4\ t_{CP}$	—	ns	



(8) Timer output timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)


Parameter	Sym- bol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
CLK $\uparrow$ →T _{OUT} change time PPG0 to PPG5 change time OUT0 to OUT3 change time	t_{TO}	TOTx, PPGx, OUTx	—	30	—	ns	



(9) Trigger input timing

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH}	INTx, ADTG	—	$5\ t_{CP}$	—	ns	At normal operating
	t_{TRGL}			1	—	μs	In Stop mode




(10) Bus read timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
ALE pulse width	t_{LHLL}	ALE	—	$t_{CP}^*/2 - 15$	—	ns	At $f_{cp} = 24 \text{ MHz}$
				$t_{CP}^*/2 - 20$	—	ns	At $f_{cp} = 12 \text{ MHz}$
				$t_{CP}^*/2 - 35$	—	ns	At $f_{cp} = 6 \text{ MHz}$
Valid address→ALE↓time	t_{AVLL}	Address, ALE	—	$t_{CP}^*/2 - 17$	—	ns	
				$t_{CP}^*/2 - 40$	—	ns	At $f_{cp} = 6 \text{ MHz}$
ALE↓→Address valid time	t_{LLAX}	ALE, Address	—	$t_{CP}^*/2 - 12$	—	ns	
Valid address→ $\overline{RD}$ ↓time	t_{AVRL}	$\overline{RD}$, Address	—	$t_{CP}^* - 25$	—	ns	
Valid address→valid data input	t_{AVDV}	Address/data	—	—	$5 t_{CP}^*/2 - 55$	ns	
				—	$5 t_{CP}^*/2 - 80$	ns	At $f_{cp} = 6 \text{ MHz}$
$\overline{RD}$ pulse width	t_{RLRH}	$\overline{RD}$	—	$3 t_{CP}^*/2 - 25$	—	ns	At $f_{cp} = 24 \text{ MHz}$
				$3 t_{CP}^*/2 - 20$	—	ns	At $f_{cp} = 12 \text{ MHz}$
$\overline{RD}$ ↓→valid data input	t_{RLDV}	$\overline{RD}$, Data	—	—	$3 t_{CP}^*/2 - 55$	ns	
				—	$3 t_{CP}^*/2 - 80$	ns	At $f_{cp} = 6 \text{ MHz}$
$\overline{RD}$ ↓→data hold time	t_{RHDX}	$\overline{RD}$, Data	—	0	—	ns	
$\overline{RD}$ ↑→ALE↑time	t_{RHLH}	$\overline{RD}$, ALE	—	$t_{CP}^*/2 - 15$	—	ns	
$\overline{RD}$ ↑→address valid time	t_{RHAX}	Address, $\overline{RD}$	—	$t_{CP}^*/2 - 10$	—	ns	
Valid address→CLK↑time	t_{AVCH}	Address, CLK	—	$t_{CP}^*/2 - 17$	—	ns	
$\overline{RD}$ ↓→CLK↑time	t_{RLCH}	$\overline{RD}$, CLK	—	$t_{CP}^*/2 - 17$	—	ns	
ALE↓→ $\overline{RD}$ ↓time	t_{LLRL}	$\overline{RD}$, ALE	—	$t_{CP}^*/2 - 15$	—	ns	

* : t_{CP} : See (1) Clock Timing Ratings.




(11) Bus write timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0^\circ \text{C to } +70^\circ \text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time	t_{AVWL}	Address, $\overline{\text{WR}}$	—	$t_{CP}^* - 15$	—	ns	
$\overline{\text{WR}}$ pulse width	t_{WLWH}	$\overline{\text{WRL}}, \overline{\text{WRH}}$	—	$3 t_{CP}^*/2 - 25$	—	ns	At $f_{cp} = 24 \text{ MHz}$
			—	$3 t_{CP}^*/2 - 20$	—	ns	At $f_{cp} = 12 \text{ MHz}$
Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time	t_{DVWH}	Data, $\overline{\text{WR}}$	—	$3 t_{CP}^*/2 - 15$	—	ns	
$\overline{\text{WR}} \uparrow \rightarrow$ data hold time	t_{WHDX}	$\overline{\text{WR}}, \text{Data}$	—	10	—	ns	At $f_{cp} = 24 \text{ MHz}$
			—	20	—	ns	At $f_{cp} = 12 \text{ MHz}$
			—	30	—	ns	At $f_{cp} = 6 \text{ MHz}$
$\overline{\text{WR}} \uparrow \rightarrow$ address valid time	t_{WHAX}	$\overline{\text{WR}}, \text{Address}$	—	$t_{CP}^*/2 - 10$	—	ns	
$\overline{\text{WR}} \uparrow \rightarrow \text{ALE} \uparrow$ time	t_{WHLH}	$\overline{\text{WR}}, \text{ALE}$	—	$t_{CP}^*/2 - 15$	—	ns	
$\overline{\text{WR}} \downarrow \rightarrow \text{CLK} \uparrow$ time	t_{WLCH}	$\overline{\text{WR}}, \text{CLK}$	—	$t_{CP}^*/2 - 17$	—	ns	

* : t_{CP} : See (1) Clock Timing Ratings.




(12) Ready input timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0 \text{ }^{\circ}\text{C}$ to $+70 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
RDY set-up time	t_{RYHS}	RDY	—	35	—	ns	$f_{cp} = 6 \text{ MHz}$
			—	70	—	ns	
RDY hold time	t_{RYHH}		—	0	—	ns	

- Notes :
- If the RDY set-up time is insufficient, use the auto-ready function.
 - For input from the RDY pin, be careful as failure to satisfy AC standards may cause the chip to run out of control.




(13) Hold timing

($V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = 0 \text{ }^{\circ}\text{C}$ to $+70 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Pin floating→ $\overline{\text{HAK}}\downarrow$ time	t_{XHAL}	$\overline{\text{HAK}}$	—	30	t_{CP}^*	ns	
$\overline{\text{HAK}}\downarrow$ →pin valid time	t_{HAHV}	$\overline{\text{HAK}}$		t_{CP}	$2 t_{\text{CP}}^*$	ns	

* : t_{CP} : See (1) Clock Timing Ratings.

Note : It takes one cycle or more for $\overline{\text{HAK}}$ to change after the HRQ pin is captured.



5. Electrical Characteristics for the A/D Converter

($T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	± 3.0	LSB	
Nonlinear error	—	—	—	—	± 2.5	LSB	
Differential linear error	—	—	—	—	± 1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN15	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	mV	1 LSB = $AV_{RH}/1024$
Full-scale transition voltage	V_{FST}	AN0 to AN15	$AV_{RH} - 3.5\text{ LSB}$	$AV_{RH} - 1.5\text{ LSB}$	$AV_{RH} + 0.5\text{ LSB}$	mV	
Conversion time	—	—	—	$176\text{ }t_{CP}$	—	ns	
Sampling time	—	—	—	$64\text{ }t_{CP}$	—	ns	
Analog port input current	I_{AIN}	AN0 to AN15	—	—	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN15	0	—	AV_{RH}	V	
Reference voltage	—	AV_{RH}	3.0	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	1.4	3.5	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*
Reference voltage supplying current	I_R	AV_{RH}	—	95	170	μA	
	I_{RH}	AV_{RH}	—	—	5	μA	*
Interchannel disparity	—	AN0 to AN15	—	—	4	LSB	

* : The current when the CPU is in stop mode and the A/D converter is not operating (For $V_{CC} = AV_{CC} = AV_{RH} = 3.3\text{ V}$).

Notes : • The reference L side is fixed at AV_{SS} . Decreasing AV_{RH} increases an error relatively.


- Use the device with external circuits of the following output impedance for analog inputs:

External circuit output impedance $\leq 10\text{ k}\Omega$ (at sampling time = $4.0\text{ }\mu\text{s}$)

If an external capacitor is used, then due to considerations of capacitance division between the external capacitor and on-chip capacitors the external capacitor should be on the order of several thousand times the level of the internal capacitors.

- If the output impedance of the external circuit is too high, the analog voltage sampling time may be insufficient.

• Analog input equivalent circuit




6. USB characteristics


($T_A = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter		Symbol	Value		Unit	Remarks
			Min	Max		
Input characteristics	Input High level voltage	V_{IH}	2.0	—	V	
	Input Low level voltage	V_{IL}	—	0.8	V	
	Differential input sensitivity	V_{DI}	0.2	—	V	
	Differential common mode range	V_{CM}	0.8	2.5	V	
Output characteristics	Output High level voltage	V_{OH}	2.8	3.6	V	$I_{OH} = -200\text{ }\mu\text{A}$
	Output Low level voltage	V_{OL}	0.0	0.3	V	$I_{OL} = 2\text{ mA}$
	Crossover voltage	V_{CRS}	1.3	2.0	V	
	Rise Time	t_{FR}	4	20	ns	Full Speed
		t_{LR}	75	300	ns	Low Speed
	Fall time	t_{FF}	4	20	ns	Full Speed
		t_{LF}	75	300	ns	Low Speed
	Rising/falling time matching	t_{RFM}	90	111.11	%	(T_{FR}/T_{FF})
		t_{RLM}	80	125	%	(T_{LR}/T_{LF})
	Output resistance	Z_{DRV}	28	44	Ω	Including $R_s = 27\text{ }\Omega$


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



- Load condition (Full Speed)



- Load condition (Low Speed)



■ ORDERING INFORMATION


- MB90330 Series

Part number	Package	Remarks
MB90F334APFF MB90333APFF	120-pin Plastic LQFP (FPT-120P-M05)	
MB90F334APMC MB90333APMC	120-pin Plastic LQFP (FPT-120P-M21)	

■ PACKAGE DIMENSIONS

120-pin Plastic LQFP
(FPT-120P-M05)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED F120006S-c-4-5

Dimensions in mm (inches)


Note : The values in parentheses are reference values.

(Continued)

(Continued)

120-pin Plastic LQFP (FPT-120P-M21)

- Note 1) * : These dimensions do not include resin protrusion.
Resin protrusion is +0.26 (.010) MAX (each side) .
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



© 2002 FUJITSU LIMITED F120033S-c-4-4

Dimensions in mm (inches)

Note : The values in parentheses are reference values.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353
Fax: +81-3-5322-3386
<http://edevic.fujitsu.com/>

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94088-3470, U.S.A.
Tel: +1-408-737-5600
Fax: +1-408-737-5999
<http://www.fma.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122
<http://www.fme.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-6281-0770
Fax: +65-6281-0220
<http://www.fmal.fujitsu.com/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111
<http://www.fmk.fujitsu.com/>

F040407

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.