

**MSM52V1017L****65,536-Word × 16-Bit CMOS STATIC RAM****DESCRIPTION**

The MSM52V1017L is a 65,536-word by 16-bit CMOS static RAM featuring 2.7 V to 3.6 V power supply operation and direct LVC MOS input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM52V1017L can be used in the high-speed operation of an access time 85 ns due to adopting a high-performance CMOS technology and in the low current consumption of a standby current max. 40  $\mu$ A when there is no chip selection. In addition, the MSM52V1017L is provided with a chip enable signal (CE) suited to the expansion of a memory capacity, an output enable signal ( $\overline{OE}$ ) suited to the I/O bus line control, and a byte select signal ( $\overline{LB}$ ,  $\overline{UB}$ ) that can independently control the input/output of a lower byte and an upper byte.


**FEATURES**

- 65,536-word × 16-bit configuration
- Power supply voltage: 2.7 V to 3.6 V
- Fully static operation
- Operating temperature range:  $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$
- (Input/Output) LVC MOS compatible
- 3-state output
- Data retention available at power supply voltage 2 V
- Equal to Mask ROM/OTP in supply pin layout
- Package options:
  - 44-pin 400 mil plastic TSOP (Type II) (TSOPII44-P-400-0.80-K) (Product : MSM52V1017L-xxTS-K)
  - (TSOPII44-P-400-0.80-L) (Product : MSM52V1017L-xxTS-L)
 xx indicates speed rank.


**PRODUCT FAMILY**

Family	Access Time (Max.)	Power Dissipation	
		Operating (Max.)	Standby (Max.)
MSM52V1017L-85	85 ns	216 mW	0.144 mW
MSM52V1017L-10	100 ns	180 mW	
MSM52V1017L-12	120 ns	144 mW	

**PIN CONFIGURATION (TOP VIEW)**




44-Pin Plastic TSOP (II)  
(K Type)



44-Pin Plastic TSOP (II)  
(L Type)

Pin Name	Function
A0 - A15	Address Input
I/O1 - I/O16	Data Input/Output
CE	Chip Enable
WE	Write Enable
OE	Output Enable
LB, UB	Byte Data Select
Vcc, Vss	Power Supply
NC	No Connection

**BLOCK DIAGRAM**



**FUNCTION TABLE**

Operating Mode	CE	LB	UB	WE	OE	I/O1 - I/O8	I/O9 - I/O16	Power Mode
Non Selectable	L	X	X	X	X	High-Z	High-Z	Standby
	X	H	H	X	X	High-Z	High-Z	Standby
Read Cycle	H	L	L	H	L	Data Read	Data Read	Active
	H	L	H	H	L	Data Read	High-Z	Active
	H	H	L	H	L	High-Z	Data Read	Active
	H	L	L	H	H	High-Z	High-Z	Active
	H	L	H	H	H	High-Z	High-Z	Active
	H	H	L	H	H	High-Z	High-Z	Active
Write Cycle	H	L	L	L	X	Data Write	Data Write	Active
	H	L	H	L	X	Data Write	High-Z	Active
	H	H	L	L	X	High-Z	Data Write	Active

X: Don't Care ("H" or "L")

## ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	$V_{CC}$	$T_a = 25^\circ\text{C}$ , for $V_{SS}$	-0.5 to 4.6	V
Pin Voltage	$V_T$		$-0.5^*$ to $V_{CC} + 0.5$	V
Power Dissipation	$P_D$	$T_a = 25^\circ\text{C}$	0.7	W
Operating Temperature	$T_{opr}$	—	0 to 70	$^\circ\text{C}$
Storage Temperature	$T_{stg}$	—	-55 to 125	$^\circ\text{C}$

\* -1.2 V Min. for pulse width less than 30 ns.

### Recommended Operating Conditions

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply Voltage	$V_{CC}$	—	2.7	—	3.6	V
	$V_{SS}$		0	0	0	V
Data Retention Voltage	$V_{CCH}$	—	2	—	3.6	V
Input High Voltage	$V_{IH}$	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2.2	—	$V_{CC} + 0.3$	V
Input Low Voltage	$V_{IL}$		$-0.3^*$	—	0.4	V
Load Capacitance	$C_L$	—	—	—	100	pF
Fan Out	N	LVC MOS	—	—	1	—

\* -1.2 V Min. for pulse width less than 30 ns.

### Capacitance

( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameter	Symbol	Condition	Min.	Max.	Unit
Input Capacitance	$C_I$	$V_I = 0\text{ V}$	—	10	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{ V}$	—	10	pF

Note: This parameter is periodically sampled and not 100% tested.

**DC Characteristics**

( $V_{CC} = 2.7\text{ V to }3.6\text{ V}$ ,  $T_a = 0^\circ\text{C to }70^\circ\text{C}$ )

Parameter	Symbol	Condition	MSM52V1017L			Unit
			Min.	Typ.	Max.	
Input Leakage Current	$I_{LI}$	$V_{IN} = 0\text{ to }V_{CC}$	-1.0	—	1.0	$\mu\text{A}$
Output Leakage Current	$I_{LO}$	$CE = V_{IL}\text{ or } \overline{LB}, \overline{UB} = V_{IH}$ or $\overline{OE} = V_{IH}\text{ or } \overline{WE} = V_{IL}$ , $V_{OUT} = 0\text{ to }V_{CC}$	-1.0	—	1.0	$\mu\text{A}$
Output High Voltage	$V_{OH}$	$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$	—	—	V
Output Low Voltage	$V_{OL}$	$I_{OL} = 100\ \mu\text{A}$	—	—	0.2	V
Standby Power Supply Current	$I_{CCS}$	$\overline{LB}, \overline{UB} \geq V_{CC} - 0.2\text{ V}$ , $CE \geq V_{CC} - 0.2\text{ V}$ or $0\text{ V} \leq CE \leq 0.2\text{ V}$ , $V_{IN} = 0\text{ to }V_{CC}$	—	—	40	$\mu\text{A}$
	$I_{CCS1}$	$\overline{LB}, \overline{UB} = V_{IH}\text{ or } CE = V_{IL}$	—	—	0.6	mA
Operating Power Supply Current	$I_{CCA}$	$\overline{LB}, \overline{UB} = V_{IL}$ , $CE = V_{IH}$ , $V_{IN} = V_{IH} / V_{IL}$ , $T_{CYC} = \text{Min. cycle}$ , $I_{OUT} = 0\text{ mA}$	—	—	①	mA
		$\overline{LB}, \overline{UB} \leq 0.2\text{ V}$ , $CE \geq V_{CC} - 0.2\text{ V}$ , $V_{IH} \geq V_{CC} - 0.2\text{ V}$ , $V_{IL} \leq 0.2\text{ V}$ , $T_{CYC} = 1\ \mu\text{s}$ , $I_{OUT} = 0\text{ mA}$	—	—	15	mA

① 52V1017L-85 60 mA  
52V1017L-10 50 mA  
52V1017L-12 40 mA

**AC Characteristics**


**Test Conditions**

Parameter	Condition
Input Pulse Level	$V_{IH} = 2.4\text{ V}$ , $V_{IL} = 0.4\text{ V}$
Input Rise and Fall Times	5 ns
Input/Output Timing Level	1.4 V
Output Load	$C_L = 100\text{ pF}$ , 1 LVCMOS

Read Cycle

( $V_{CC} = 2.7\text{ V to }3.6\text{ V}$ ,  $T_a = 0^\circ\text{C to }70^\circ\text{C}$ )

Parameter	Symbol	MSM52V1017L-85		MSM52V1017L-10		MSM52V1017L-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	85	—	100	—	120	—	ns
Address Access Time	$t_{AA}$	—	85	—	100	—	120	ns
$\overline{LB}$ , $\overline{UB}$ Access Time	$t_{LB}$	—	85	—	100	—	120	ns
	$t_{UB}$	—	85	—	100	—	120	
CE Access Time	$t_{CO}$	—	85	—	100	—	120	ns
$\overline{OE}$ Access Time	$t_{OE}$	—	45	—	50	—	60	ns
$\overline{LB}$ , $\overline{UB}$ to Output in Low-Z	$t_{LBLEZ}$	10	—	10	—	10	—	ns
	$t_{UBLEZ}$	10	—	10	—	10	—	
CE to Output in Low-Z	$t_{CLZ}$	10	—	10	—	10	—	ns
$\overline{OE}$ to Output in Low-Z	$t_{OLZ}$	5	—	5	—	5	—	ns
$\overline{LB}$ , $\overline{UB}$ to Output in High-Z	$t_{LBHZ}$	—	30	—	35	—	35	ns
	$t_{UBHZ}$	—	30	—	35	—	35	
CE to Output in High-Z	$t_{CHZ}$	—	30	—	35	—	35	ns
$\overline{OE}$ to Output in High-Z	$t_{OHZ}$	—	30	—	35	—	35	ns
Output Hold Time from Address Change	$t_{OH}$	10	—	10	—	10	—	ns




- Notes:
1. A read cycle occurs during the overlap of  $\overline{LB} = "L"$  (or  $\overline{UB} = "L"$ ),  $CE = "H"$ ,  $\overline{OE} = "L"$  and  $\overline{WE} = "H"$ .
  2.  $t_{LBHZ}$ ,  $t_{UBHZ}$ ,  $t_{CHZ}$  and  $t_{OHZ}$  are specified by the time when DATA is floating, not defined by the output level.

Write Cycle

(V<sub>CC</sub> = 2.7 V to 3.6 V, T<sub>a</sub> = 0°C to 70°C)

Parameter	Symbol	MSM52V1017L-85		MSM52V1017L-10		MSM52V1017L-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t <sub>WC</sub>	85	—	100	—	120	—	ns
Address Setup Time	t <sub>AS</sub>	0	—	0	—	0	—	ns
Write Pulse Width	t <sub>WP</sub>	65	—	75	—	90	—	ns
Write Recovery Time	t <sub>WR</sub>	5	—	5	—	5	—	ns
Data Setup Time	t <sub>DS</sub>	35	—	40	—	50	—	ns
Data Hold Time	t <sub>DH</sub>	0	—	0	—	0	—	ns
$\overline{\text{LB}}$ , $\overline{\text{UB}}$ to End of Write	t <sub>LBW</sub>	75	—	90	—	100	—	ns
	t <sub>UBW</sub>	75	—	90	—	100	—	
CE to End of Write	t <sub>CW</sub>	75	—	90	—	100	—	ns
Address Valid to End of Write	t <sub>AW</sub>	75	—	90	—	100	—	ns
$\overline{\text{WE}}$ to Output in High-Z	t <sub>WHZ</sub>	—	30	—	35	—	35	ns
Output Active from End of Write	t <sub>WLZ</sub>	5	—	5	—	5	—	ns



- Notes:
1. A write cycle occurs during the overlap of  $\overline{\text{LB}}$  = "L" (or  $\overline{\text{UB}}$  = "L"), CE = "H" and  $\overline{\text{WE}}$  = "L".
  2.  $\overline{\text{OE}}$  may be either of "H" or "L" in the write cycle.
  3. t<sub>AS</sub> is specified from  $\overline{\text{LB}}$  = "L" (or  $\overline{\text{UB}}$  = "L"), CE = "H" or  $\overline{\text{WE}}$  = "L", whichever occurs last.
  4. t<sub>WP</sub> is an overlap time of  $\overline{\text{LB}}$  = "L" (or  $\overline{\text{UB}}$  = "L"), CE = "H" and  $\overline{\text{WE}}$  = "L".
  5. t<sub>WR</sub>, t<sub>DS</sub> and t<sub>DH</sub> are specified from  $\overline{\text{LB}}$  = "H" (or  $\overline{\text{UB}}$  = "H"), CE = "L" or  $\overline{\text{WE}}$  = "H", whichever occurs first.
  6. t<sub>WHZ</sub> is specified by the time when DATA output is floating, not defined by the output level.
  7. When I/O pins are in the output mode, don't apply the inverted input signal to the output pins.


**Data Retention Characteristics**

(Ta = 0°C to 70°C)


Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Data Retention Power Supply Voltage	V <sub>CCH</sub>	$\overline{LB}, \overline{UB} \geq V_{CC} - 0.2 V,$ $CE \geq V_{CC} - 0.2 V$ or $0 V \leq CE \leq 0.2 V,$ $V_{IN} = 0 \text{ to } V_{CC}$	2.0	—	—	V
Data Retention Power Supply Current	I <sub>CCH</sub>	$V_{CC} = 3 V,$ $\overline{LB}, \overline{UB} \geq V_{CC} - 0.2 V,$ $CE \geq V_{CC} - 0.2 V$ or $0 V \leq CE \leq 0.2 V,$ $V_{IN} = 0 \text{ to } V_{CC}$	—	—	30*	μA
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	—	0	—	—	ns
Operation Recovery Time	t <sub>R</sub>	—	5	—	—	ms

\* 8 μA Max. when Ta = 0°C to 40°C.

**$\overline{LB}, \overline{UB}$  Control**




**CE Control**





PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).