



## GENERAL DESCRIPTION



The ICS8701 is a low skew,  $\div 1$ ,  $\div 2$  Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV\_SELx, control the output frequency of each bank. The outputs can be utilized in the  $\div 1$ ,  $\div 2$  or a combination of  $\div 1$  and  $\div 2$  modes. The bank enable inputs, BANK\_EN0:1, support enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The ICS8701 is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output and part-to-part skew characteristics make the ICS8701 ideal for those clock distribution applications demanding well defined performance and repeatability.


## FEATURES

- 20 LVCMOS outputs, 7Ω typical output impedance
- 1 LVCMOS clock input
- Maximum output frequency up to 250MHz
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- Output skew: 250ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Bank skew: 200ps (maximum)
- Multiple frequency skew: 300ps (maximum)
- 3.3V or mixed 3.3V input, 2.5V output operating supply modes
- 0°C to 70°C ambient operating temperature
- Other divide values available on request

## BLOCK DIAGRAM



## PIN ASSIGNMENT



**48-Pin LQFP**

7mm x 7mm x 1.4mm

**Y Package**

Top View



**TABLE 1. PIN DESCRIPTIONS**

Number	Name	Type		Description
2, 5, 11, 26, 32, 35, 41, 44	V <sub>DDO</sub>	Power		Output supply pins. Connect to 3.3V or 2.5V.
7, 9, 18, 21, 28, 30, 37, 39, 46, 48	GND	Power		Power supply ground. Connect to ground.
16, 20	V <sub>DD</sub>	Power		Positive supply pins. Connect to 3.3V.
25, 27, 29, 31, 33	QA0, QA1, QA2, QA3, QA4	Output		Bank A outputs. LVCMOS interface levels. 7Ω typical output impedance.
34, 36, 38, 40, 42	QB0, QB1, QB2, QB3, QB4	Output		Bank B outputs. LVCMOS interface levels. 7Ω typical output impedance.
43, 45, 47, 1, 3	QC0, QC1, QC2, QC3, QC4	Output		Bank C outputs. LVCMOS interface levels. 7Ω typical output impedance.
4, 6, 8, 10, 12	QD0, QD1, QD2, QD3, QD4	Output		Bank D outputs. LVCMOS interface levels 7Ω typical output impedance.
22	CLK	Input	Pulldown	LVCMOS / LVTTTL clock input.
13	DIV_SELD	Input	Pullup	Controls frequency division for bank D outputs. LVCMOS interface levels.
14	DIV_SEL C	Input	Pullup	Controls frequency division for bank C outputs. LVCMOS interface levels.
23	DIV_SEL B	Input	Pullup	Controls frequency division for bank B outputs. LVCMOS interface levels.
24	DIV_SEL A	Input	Pullup	Controls frequency division for bank A outputs. LVCMOS interface levels.
17, 19	BANK_EN1, BANK_EN0	Input	Pullup	Enables and disables outputs by banks. LVCMOS interface levels.
15	nMR/OE	Input	Pullup	Master reset and output enable. Enables and disables all outputs. LVCMOS interface levels.



**TABLE 2. PIN CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance	CLK			4	pF
		DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, NMR/OE, BANK_EN1,			4	
R <sub>PULLUP</sub>	Input Pullup Resistor			51		KΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		KΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD</sub> , V <sub>DDO</sub> = 3.465V				pF
		V <sub>DD</sub> = 3.465V, V <sub>DDO</sub> = 2.625V				pF
R <sub>OUT</sub>	Output Impedance			7		Ω

**TABLE 3. FUNCTION TABLE**

Inputs				Outputs				
nMR/OE	BANK_EN1	BANK_EN0	DIV_SELx	QA0 - QA4	QB0 - QB4	QC0 - QC4	QD0 - QD4	Qx frequency
0	X	X	X	Hi Z	Hi Z	Hi Z	Hi Z	zero
1	0	0	0	Active	Hi Z	Hi Z	Hi Z	fIN/2
1	1	0	0	Active	Active	Hi Z	Hi Z	fIN/2
1	0	1	0	Active	Active	Active	Hi Z	fIN/2
1	1	1	0	Active	Active	Active	Active	fIN/2
1	0	0	1	Active	Hi Z	Hi Z	Hi Z	fIN
1	1	0	1	Active	Active	Hi Z	Hi Z	fIN
1	0	1	1	Active	Active	Active	Hi Z	fIN
1	1	1	1	Active	Active	Active	Active	fIN



**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{DDx}$	4.6V
Inputs, $V_I$	-0.5V to $V_{DD} + 0.5V$
Outputs, $V_O$	-0.5V to $V_{DDO} + 0.5V$
Package Thermal Impedance, $\theta_{JA}$	47.9°C/W (0lfpn)
Storage Temperature, $T_{STG}$	-65°C to 150°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress **specifications only**. **Functional operation of product at these conditions** or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 4A. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Positive Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
$I_{DD}$	Quiescent Power Supply Current	$V_{DD} = V_{IH} = 3.465V$ $V_{IL} = 0V$			95	mA

**TABLE 4B. LVCMOS DC CHARACTERISTICS,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	2		3.8	V
		CLK	2		3.8	V
$V_{IL}$	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = 3.465V$	-0.3	0.8	V
		CLK	$V_{DD} = 3.465V$	-0.3	1.3	V
$I_{IH}$	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = V_{IN} = 3.465V$		5	$\mu A$
		CLK	$V_{DD} = V_{IN} = 3.465V$		150	$\mu A$
$I_{IL}$	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150		$\mu A$
		CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5		$\mu A$
$V_{OH}$	Output High Voltage	$V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36mA$	2.6			V
$V_{OL}$	Output Low Voltage	$V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$			0.5	V



**TABLE 5A. AC CHARACTERISTICS,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Maximum Input Frequency				250	MHz
$t_{PD}$	Propagation Delay; NOTE 1	$0MHz \leq f \leq 200MHz$	2.2		3.4	ns
$tsk(b)$	Bank Skew; NOTE 2, 7	Measured on rising edge at $V_{DDO}/2$			200	ps
$tsk(o)$	Output Skew; NOTE 3, 7	Measured on rising edge at $V_{DDO}/2$			250	ps
$tsk(w)$	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at $V_{DDO}/2$			300	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at $V_{DDO}/2$			600	ps
$t_R$	Output Rise Time; NOTE 6	30% to 70%	280		850	ps
$t_F$	Output Fall Time; NOTE 6	30% to 70%	280		850	ps
odc	Output Duty Cycle	$0MHz \leq f \leq 200MHz$	$t_{CYCLE}/2$ - 0.5	$t_{CYCLE}/2$	$t_{CYCLE}/2$ + 0.5	ns
		$f = 200MHz$	2	2.5	3	ns
$t_{EN}$	Output Enable Time; NOTE 6	$f = 10MHz$			6	ns
$t_{DIS}$	Output Disable Time; NOTE 6	$f = 10MHz$			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the 50% point of the input to the output crossing point.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.

NOTE 5: Defined as the skew at between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the cross points.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.



**TABLE 4C. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Positive Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		2.375	2.5	2.625	V
$I_{DD}$	Quiescent Power Supply Current	$V_{DD} = V_{IH} = 3.465V$ $V_{IL} = 0V$			95	mA

**TABLE 4D. LVCMOS DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	2		3.8	V
		CLK	2		3.8	V
$V_{IL}$	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = 3.465V$	-0.3	0.8	V
		CLK	$V_{DD} = 3.465V$	-0.3	1.3	V
$I_{IH}$	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = V_{IN} = 3.465V$		5	$\mu A$
		CLK	$V_{DD} = V_{IN} = 3.465V$		150	$\mu A$
$I_{IL}$	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150		$\mu A$
		CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5		$\mu A$
$V_{OH}$	Output High Voltage	$V_{DD} = 3.135V,$ $V_{DDO} = 2.375$ $I_{OH} = -27mA$	1.8			V
$V_{OL}$	Output Low Voltage	$V_{DD} = 3.135V,$ $V_{DDO} = 2.375$ $I_{OL} = 27mA$			0.5	V



**TABLE 5B. AC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Maximum Input Frequency				250	MHz
$t_{PD}$	Propagation Delay; NOTE 1	$0MHz \leq f \leq 200MHz$	2.6		3.6	ns
$t_{sk}(b)$	Bank Skew; NOTE 2, 7	Measured on rising edge at $V_{DDO}/2$			225	ps
$t_{sk}(o)$	Output Skew; NOTE 3, 7	Measured on rising edge at $V_{DDO}/2$			250	ps
$t_{sk}(w)$	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at $V_{DDO}/2$			300	ps
$t_{sk}(pp)$	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at $V_{DDO}/2$			600	ps
$t_R$	Output Rise Time; NOTE 6	30% to 70%	280		850	ps
$t_F$	Output Fall Time; NOTE 6	30% to 70%	280		850	ps
odc	Output Duty Cycle	$0MHz \leq f \leq 200MHz$	$t_{CYCLE}/2$ - 0.5	$t_{CYCLE}/2$	$t_{CYCLE}/2$ + 0.5	ns
		$f = 200MHz$	2	2.5	3	ns
$t_{EN}$	Output Enable Time; NOTE 6	$f = 10MHz$			6	ns
$t_{DIS}$	Output Disable Time; NOTE 6	$f = 10MHz$			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the 50% point of the input to the output crossing point.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.



NOTE 5: Defined as the skew at between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the cross points.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.



NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.






## PARAMETER MEASUREMENT INFORMATION











## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8701-01. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS8701-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\_MAX} * I_{DD\_MAX} = 3.465V * 95mA = 329.2mW$
- Power (outputs)<sub>MAX</sub> = **32mW/Loaded Output pair**  
If all outputs are loaded, the total power is  $20 * 32mW = 640mW$

$$\text{Total Power}_{\_MAX} (3.465V, \text{ with all outputs switching}) = 329.2mW + 640mW = 969.2mW$$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = junction-to-ambient thermal resistance

$Pd\_total$  = Total device power dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 6 below. Therefore,  $T_j$  for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ C + 0.969W * 42.1^\circ C/W = 110.8^\circ C. \text{ This is well below the limit of } 125^\circ C$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

**Table 6. Thermal Resistance  $\theta_{JA}$  for 48-pin LQFP, Forced Convection**

$\theta_{JA}$ by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W


**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVC MOS output driver circuit and termination are shown in *Figure 7*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of  $V_{DD} - 2V$ .

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_H = (V_{OH\_MAX} / R_L) * (V_{DD\_MAX} - V_{OH\_MAX})$$

$$Pd_L = (V_{OL\_MAX} / R_L) * (V_{DD\_MAX} - V_{OL\_MAX})$$

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{DD\_MAX} - 1.2V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{DD\_MAX} - 0.4V$

$$Pd_H = (1.2V/50\Omega) * (2V - 1.2V) = \mathbf{19.2mW}$$

$$Pd_L = (0.4V/50\Omega) * (2V - 0.4V) = \mathbf{12.8mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **32mW**



## RELIABILITY INFORMATION

TABLE 7.  $\theta_{JA}$  VS. AIR FLOW TABLE

$\theta_{JA}$ by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for ICS8701 is: 1743



PACKAGE OUTLINE - Y SUFFIX




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	BBC		
	MINIMUM	NOMINAL	MAXIMUM
N	48		
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.17	0.22	0.27
c	0.09	--	0.20
D	9.00 BASIC		
D1	7.00 BASIC		
D2	5.50 Ref.		
E	9.00 BASIC		
E1	7.00 BASIC		
E2	5.50 Ref.		
e	0.50 BASIC		
L	0.45	0.60	0.75
θ	0°	--	7°
ccc	--	--	0.08

Reference Document: JEDEC Publication 95, MS-026



Integrated  
Circuit  
Systems, Inc.

# ICS8701

LOW SKEW  $\div 1, \div 2$   
CLOCK GENERATOR

**TABLE 9. ORDERING INFORMATION**

Part/Order Number	Marking	Package	Count	Temperature
ICS8701CY	ICS8701CY	48 Lead LQFP	250 per tray	0°C to 70°C
ICS8701CYT	ICS8701CY	48 Lead LQFP on Tape and Reel	1000	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.