



3-W High-Voltage Switchmode Regulator

FEATURES

- 10- to 70-V Input Range
- Current-Mode Control
- On-Chip 150-V, 5-Ω MOSFET Switch
 Internal Start-Up Circuit
- Reference Selection Si9100 ±1%
- High Efficiency Operation (> 80%)
- Internal Oscillator (1 MHz)
- SHUTDOWN and RESET


DESCRIPTION

The Si9100 high-voltage switchmode regulators are monolithic BiC/DMOS integrated circuits which contain most of the components necessary to implement high-efficiency dcto-dc converters up to 3 watts. They can either be operated from a low-voltage dc supply, or directly from a 10- to 70-V unregulated dc power source. The Si9100 may be used with an appropriate transformer to implement most single-ended

isolated power converter topologies (i.e., flyback and forward), or by using a level shift circuit can generate a +5-V or a -5-V non-isolated output from a -48-V source.

The Si9100 is available in 14-pin plastic DIP and 20-pin PLCC packages. It is specified over the industrial, D suffix (-40 to 85°C) temperature ranges.

FUNCTIONAL BLOCK DIAGRAM



Note: Figures in parenthesis represent pin numbers for 20-pin package.

Applications information may also be obtained via FaxBack, request documents #70576 and #70584.

Si9100

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to $-V_{IN}$ ($V_{CC} < +V_{IN} + 0.3 V$) |
|---|
| $V_{CC}.\dots\dots15\ V$ |
| $+V_{IN}$ |
| V _{DS} 150 V |
| I_D (Peak) (Note: $300~\mu s$ pulse, 2% duty cycle) 2.5 A |
| $I_D \ (rms) \ \dots 350 \ mA$ |
| Logic Inputs (RESET, |
| SHUTDOWN, OSC IN)0.3 V to V _{CC} + 0.3 V |
| Linear Inputs (FEEDBACK, SOURCE)0.3 V to 7 V |
| HV Pre-Regulator Input Current (continuous) 3 mA |
| Storage Temperature65 to 125°C |
| |

| Operating Temperature | 40 to 85°C |
|---|------------|
| Junction Temperature (T _J) | 150°C |
| Power Dissipation (Package) ^a 14-Pin Plastic DIP (J Suffix) ^b 20-Pin PLCC (N Suffix) ^c | |
| Thermal Impedance (Θ_{JA}) 14-Pin Plastic DIP | |

Notes

- a. Device mounted with all leads soldered or welded to PC board.
- b. Derate 6 mW/°C above 25°C
- c. Derate 11.2 mW/°C above 25°C

RECOMMENDED OPERATING RANGE

| Voltages Referenced to -V _{IN} | $R_{\mbox{OSC}}$ |
|---|------------------|
| V _{CC} | Linear Inputs |
| +V _{IN} | Digital Inputs |
| fosc 40 kHz to 1 MHz | |

| SPECIFICATIONS ^a | | | | | | | |
|---------------------------------------|-------------------|---|---------------------------------------|-----------------------------|------------------|------------------|--------|
| | | Test Conditions Unless Otherwise Specified | Temp ^b | Limits D Suffix -40 to 85°C | | | |
| Parameter | Symbol | DISCHARGE = $-V_{IN} = 0 V$ $V_{CC} = 10 V$, $+V_{IN} = 48 V$ $R_{BIAS} = 390 k\Omega$, $R_{OSC} = 330 k\Omega$ | | Min ^c | Typ ^d | Max ^c | Unit |
| Reference | • | | • | - | • | - | |
| Output Voltage | V _R | OSC IN = - V_{IN} (OSC Disabled) $R_L = 10 \text{ M}\Omega$ | Room | 3.92 | 4.0 | 4.08 | V |
| Output Impedance ^e | Z _{OUT} | | Room | 15 | 30 | 45 | kΩ |
| Short Circuit Current | I _{SREF} | V _{REF} = -V _{IN} | Room | 70 | 100 | 130 | μΑ |
| Temperature Stability ^e | T _{REF} | | Full | | 0.5 | 1.0 | mV/°C |
| Oscillator | | | | • | • | • | |
| Maximum Frequency ^e | f_{MAX} | $R_{OSC} = 0$ | Room | 1 | 3 | | MHz |
| Initial Assurance | ı | $R_{OSC} = 330 \text{ k}\Omega^f$ | Room | 80 | 100 | 120 | kHz |
| Initial Accuracy f _{OSC} | IOSC | $R_{OSC} = 150 \text{ k}\Omega^f$ | Room | 160 | 200 | 240 | |
| Voltage Stability | Δf/f | $\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V})/f(9.5 \text{ V})$ | Room | | 10 | 15 | % |
| Temperature Coefficient ^e | Tosc | | Full | | 200 | 500 | ppm/°C |
| Error Amplifier | | | | | | | |
| Feedback Input Voltage | V_{FB} | FB Tied to COMP OSC In = -V _{IN} (OSC Disabled) | Room | 3.96 | 4.00 | 4.04 | V |
| Input BIAS Current | I _{FB} | OSC IN = -V _{IN} , V _{FB} = 4 V | Room | | 25 | 500 | nA |
| Input OFFSET Voltage | Vos | | Room | | ±15 | ±40 | mV |
| Open Loop Voltage Gain ^e | A_{VOL} | OSC IN = V. (OSC Disabled) | Room | 60 | 80 | | dB |
| Unity Gain Bandwidth ^e | BW | OSC IN = - V_{IN} , (OSC Disabled) | Room | | 1 | | MHz |
| Dynamic Output Impedance ^e | Z _{OUT} | | Room | | 1000 | 2000 | Ω |
| Output Current | la | SOURCE (V _{FB} = 3.4 V) | SOURCE (V _{FB} = 3.4 V) Room | | -2.0 | -1.4 | mA |
| | l _{OUT} | SINK (V _{FB} = 4.5 V) | Room | 0.12 | 0.15 | | IIIA |
| Power Supply Rejection | PSRR | OSC IN = - V _{IN} , (OSC Disabled) | Room | 50 | 70 | | dB |



Vishay Siliconix

| | | Test Conditions | | | Limits | | |
|---|----------------------|--|-------------------|----------------------|------------------|------------------|------|
| | | Unless Otherwise Specified DISCHARGE = -V _{IN} = 0 V | | D Suffix -40 to 85°C | | | |
| Parameter | Symbol | $V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V}$ $R_{BIAS} = 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega$ | Temp ^b | Min ^c | Typ ^d | Max ^c | Unit |
| Current Limit | | | 1 | | | | |
| Threshold Voltage | V _{SOURCE} | R_L = 100 Ω from DRAIN to V_{CC} V_{FB} = 0 V | Room | 1.0 | 1.2 | 1.4 | V |
| Delay to Output ^e | t _d | R_L = 100 Ω from DRAIN to V_{CC} V_{SOURCE} = 1.5 V, See Figure 1 | Room | | 100 | 200 | ns |
| Pre-regulator/Start-up | | | - | | - | | |
| Input Voltage | +V _{IN} | I _{IN} = 10 μA | Room | | | 70 | V |
| Input Leakage Current | +I _{IN} | V _{CC} ≥ 10 V | Room | | | 10 | μΑ |
| Pre-Regulator Start-Up Current | I _{START} | Pulse Width \leq 300 μ s $V_{CC} = V_{UVLO}$ | Room | 8 | 15 | | mA |
| V _{CC} Pre-Regulator Turn-Off Threshold Voltage | V_{REG} | $I_{PRE-REGULATOR} = 10 \mu A$ | Room | 7.8 | 9.4 | 9.7 | |
| Undervoltage Lockout | V _{UVLO} | R_L = 100 Ω from DRAIN to V_{CC} See Detailed Description | Room | 7.0 | 8.8 | 9.2 | V |
| V _{REG} -V _{UVLO} | V_{DELTA} | | Room | 0.3 | 0.6 | | |
| Supply | | | | | | | |
| Supply Current | I _{CC} | | Room | 0.45 | 0.6 | 1.0 | mA |
| Bias Current | I _{BIAS} | | Room | 10 | 15 | 20 | μΑ |
| Logic | | | | | | | |
| SHUTDOWN Delay ^e | t _{SD} | $V_{SOURCE} = -V_{IN}$, See Figure 2. | Room | | 50 | 100 | |
| SHUTDOWN Pulse Width ^e | t _{SW} | | Room | 50 | | | |
| RESET Pulse Width ^e | t _{RW} | See Figure 3. | Room | 50 | | | ns |
| Latching Pulse Width ^e SHUTDOWN and RESET Low | t _{LW} | See Figure 5. | Room | 25 | | | |
| Input Low Voltage | V _{IL} | | Room | | | 2.0 | |
| Input High Voltage | V _{IH} | | Room | 8.0 | | | V |
| Input Current Input Voltage High | I _{IH} | V _{IN} = 10 V | Room | | 1 | 5 | |
| Input Current Input Voltage Low | I _{IL} | V _{IN} = 0 V | Room | -35 | -25 | | μA |
| MOSFET Switch | • | | | | | • | |
| Breakdown Voltage | V _{(BR)DSS} | V _{SOURCE} = SHUTDOWN = 0 V I _{DRAIN} = 100 μA | Full | 150 | 180 | | V |
| Drain-Source On Resistance ⁹ | r _{DS(on)} | V _{SOURCE} = 0 V I _{DRAIN} = 100 mA | Room | | 3 | 5 | Ω |
| Drain Off Leakage Current | I _{DSS} | $V_{SOURCE} = \overline{SHUTDOWN} = 0 \text{ V}$ $V_{DRAIN} = 100 \text{ V}$ | Room | | | 10 | μΑ |
| Drain Capacitance | C _{DS} | V _{SOURCE} = SHUTDOWN = 0 V | Room | | 35 | | pF |


Notes

- a. Refer to PROCESS OPTION FLOWCHART for additional information.
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- e. Guaranteed by design, not subject to production test.
- f. C_{STRAY} Pin 8 = \leq 5 pF
- g. Temperature coefficient of $r_{\mbox{\footnotesize{DS}}(\mbox{\footnotesize{on}})}$ is 0.75% per °C, typical.

Vishay Siliconix

VISHAY

TIMING WAVEFORMS







FIGURE 1.

FIGURE 2.



TYPICAL CHARACTERISTICS




FIGURE 4.









FIGURE 5.





PIN CONFIGURATIONS





| PIN DESCRIPTION | | | | |
|-------------------------------------|------------|--------------|--|--|
| | Pin | | | |
| Function | 14-Pin DIP | 20-Pin PLCC* | | |
| BIAS | 1 | 2 | | |
| +V _{IN} | 2 | 3 | | |
| DRAIN | 3 | 5 | | |
| SOURCE | 4 | 7 | | |
| -V _{IN} | 5 | 8 | | |
| V _{CC} | 6 | 9 | | |
| OSC OUT | 7 | 10 | | |
| OSC IN | 8 | 11 | | |
| DISCHARGE | 9 | 12 | | |
| V_{REF} | 10 | 14 | | |
| SHUTDOWN | 11 | 16 | | |
| RESET | 12 | 17 | | |
| COMP | 13 | 18 | | |
| FB | 14 | 20 | | |
| *Pins 1, 4, 6, 13, 15, and 19 = N/C | | | | |

DETAILED DESCRIPTION

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9100 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 9.4 V. If V_{CC} is not forced to exceed the 9.4-V threshold, then V_{CC} will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.8 V). This guarantees that the control logic will be functioning properly

and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

Note: During start-up or when V_{CC} drops below 9.4V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the V_{CC} supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

BIAS

To properly set the bias for the Si9100, a 390-k Ω resistor should be tied from BIAS to -V_{IN}. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{\text{SHUTDOWN}}$ and RESET pins. The current flowing in the bias resistor is nominally 15 μ A.

Vishay Siliconix



Reference Section

The reference section of the Si9100 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. During the reference trimming procedure the error amplifier is connected for unity gain in order to compensate for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input leakage current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to -V $_{\rm IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- μ s pulse width, typical values would be 100 pF in series with 3 k Ω to OSC IN.

SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

TABLE 1. Truth Table for the SHUTDOWN and RESET Pins

| SHUTDOWN | RESET | Output |
|----------|-------|------------------------------|
| Н | Н | Normal Operation |
| Н | ì | Normal Operation (No Change) |
| L | Н | Off (Not Latched) |
| L | L | Off (Latched) |
| 7 | L | Off (Latched, No Change) |

Output Switch

The output switch is a 5- Ω , 150-V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9100 is connected internally to -V_{IN} and is independent of the SOURCE.



APPLICATIONS




FIGURE 6. Buck-Boost, Non-Isolated 1-W Supply




FIGURE 7. Non-Isolated 1-W Supply (Buck)