

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7MH165FK**8-Bit Shift Register (P-In, S-Out)**

The TC7MH165FK is an advanced high speed CMOS 8-bit parallel/serial-in, serial-out shift register fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent bipolar schottky TTL while maintaining the CMOS low power dissipation.

It consists of parallel-in or serial-in, serial-out 8-bit shift register with a gated clock input. When the $\overline{\text{SHIFT/LOAD}}$ input is held high, the serial data input is enabled and the eight flip-flops perform serial shifting with each clock pulse.

When the $\overline{\text{SHIFT/LOAD}}$ input is held low, the parallel data is loaded synchronously into the register at positive going transition of the clock pulse.

The CK-INH input should be shifted high only when the CK input is held high.

An Input protection circuit ensures that 0 to 7 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and on two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.



VSSOP16-P-0030-0.50

Weight: 0.02 g (typ.)

Features

- High speed: $f_{\text{max}} = 150 \text{ MHz}$ (typ.) ($V_{\text{CC}} = 5 \text{ V}$)
- Low power dissipation: $I_{\text{CC}} = 4 \mu\text{A}$ (max) ($T_{\text{a}} = 25^{\circ}\text{C}$)
- High noise immunity: $V_{\text{NIH}} = V_{\text{NIL}} = 28\% V_{\text{CC}}$ (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays: $t_{\text{pLH}} \approx t_{\text{pHL}}$
- Wide operating voltage range: $V_{\text{CC (opr)}} = 2 \sim 5.5 \text{ V}$
- Pin and function compatible with 74ALS165

000630EBA1

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..


• The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.

• The products described in this document are subject to the foreign exchange and foreign trade laws.


• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

• The information contained herein is subject to change without notice.

Pin Assignment (top view)



IEC Logic Symbol



Truth Table


Inputs					Internal Outputs		Outputs	
Shift/ LOAD	CK INH	CK	Serial In	Parallel A.....H	QA	QB	QH	QH
L	X	X	X	a.....h	a	b	h	h
H	L	\uparrow	H	X	H	QAn	QGn	QHn
H	L	\uparrow	L	X	L	QAn	QGn	QHn
H	\uparrow	L	H	X	H	QAn	QGn	QHn
H	\uparrow	L	L	X	L	QAn	QGn	QHn
H	X	H	X	X	No change			
H	H	X	X	X	No change			

X: Don't care


ah: The level of steady state input voltage at inputs A through H respectively

QAn-QGn: The level of QA~QG, respectively, before the most recent positive transition of the CK.

Timing Chart



System Diagram



Maximum Ratings

Characteristics	Symbol	Rating	Unit
Supply voltage range	V_{CC}	-0.5~7.0	V
DC input voltage	V_{IN}	-0.5~7.0	V
DC output voltage	V_{OUT}	-0.5~ $V_{CC} + 0.5$	V
Input diode current	I_{IK}	-20	mA
Output diode current	I_{OK}	±20	mA
DC output current	I_{OUT}	±25	mA
DC V_{CC} /ground current	I_{CC}	±50	mA
Power dissipation	P_D	180	mW
Storage temperature	T_{stg}	-65~150	°C

Recommended Operating Conditions

Characteristics	Symbol	Rating	Unit
Supply voltage	V_{CC}	2.0~5.5	V
Input voltage	V_{IN}	0~5.5	V
Output voltage	V_{OUT}	0~ V_{CC}	V
Operating temperature	T_{opr}	-40~85	°C
Input rise and fall time	dt/dv	0~100 ($V_{CC} = 3.3 \pm 0.3$ V) 0~20 ($V_{CC} = 5 \pm 0.5$ V)	ns/V

Electrical Characteristics

DC Characteristics

Characteristics		Symbol	Test Condition	$T_a = 25^\circ\text{C}$			$T_a = -40\sim 85^\circ\text{C}$		Unit		
				V_{CC} (V)	Min	Typ.	Max	Min		Max	
Input voltage	High level	V_{IH}	—	2.0 3.0~5.5	1.50 $V_{CC} \times 0.7$	— —	— —	1.50 $V_{CC} \times 0.7$	— —	V	
	Low level	V_{IL}	—	2.0 3.0~5.5	— —	— —	0.50 $V_{CC} \times 0.3$	— —	0.50 $V_{CC} \times 0.3$		
Output voltage	High level	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50 \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5	— — —	1.9 2.9 4.4	— — —	V
				$I_{OH} = -4 \text{ mA}$	3.0 4.5	2.58 3.94	— —	— —	2.48 3.80	— —	
				$I_{OH} = -8 \text{ mA}$	4.5	3.94	—	—	3.80	—	
	Low level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50 \mu\text{A}$	2.0 3.0 4.5	— — —	0 0 0	0.1 0.1 0.1	— — —	0.1 0.1 0.1	
				$I_{OL} = 4 \text{ mA}$	3.0 4.5	— —	— —	0.36 0.36	— —	0.44 0.44	
				$I_{OL} = 8 \text{ mA}$	4.5	—	—	0.36	—	0.44	
Input leakage current		I_{IN}	$V_{IN} = 5.5 \text{ V or GND}$	0~5.5	—	—	±0.1	—	±1.0	μA	
Quiescent supply current		I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	5.5	—	—	4.0	—	40.0	μA	

Timing Requirements (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Ta = 25°C		Ta = -40~85°C	Unit
				Typ.	Limit	Limit	
Minimum pulse width (CK, CK INH)	$t_w(L)$ $t_w(H)$	—	3.3 ± 0.3	—	6.0	7.0	ns
			5.0 ± 0.5	—	4.0	4.0	
Minimum pulse width (S/\bar{L})	$t_w(L)$	—	3.3 ± 0.3	—	7.5	9.0	ns
			5.0 ± 0.5	—	5.0	6.0	
Minimum set-up time (A~H- S/\bar{L})	t_s	—	3.3 ± 0.3	—	7.5	8.5	ns
			5.0 ± 0.5	—	5.0	5.0	
Minimum set-up time (SI-CK, CK INH)	t_s	—	3.3 ± 0.3	—	5.0	6.0	ns
			5.0 ± 0.5	—	4.0	4.0	
Minimum set-up time (S/\bar{L} -CK, CK INH)	t_s	—	3.3 ± 0.3	—	5.0	6.0	ns
			5.0 ± 0.5	—	4.0	4.0	
Minimum hold time (A~H- S/\bar{L})	t_h	—	3.3 ± 0.3	—	0.5	0.5	ns
			5.0 ± 0.5	—	1.0	1.0	
Minimum hold time (SI-CK, CK INH)	t_h	—	3.3 ± 0.3	—	0	0	ns
			5.0 ± 0.5	—	0.5	0.5	
Minimum hold time (S/\bar{L} -CK, CK INH)	t_h	—	3.3 ± 0.3	—	0	0	ns
			5.0 ± 0.5	—	0.5	0.5	
Minimum removal time (CK INH-CK) (CK-CK INH)	t_{rem}	—	3.3 ± 0.3	—	5.0	5.0	ns
			5.0 ± 0.5	—	3.5	3.5	

AC Characteristics (Input: $t_r = t_f = 3$ ns)


Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = -40~85°C		Unit
			V _{CC} (V)	C _L (pF)	Min	Typ.	Max	Min	Max	
Propagation delay time (CK, CK INH-Q _H , \bar{Q}_H)	t_{pLH} t_{pHL}	—	3.3 ± 0.3	15	—	9.9	15.4	1.0	18.0	ns
				50	—	12.4	18.9	1.0	21.5	
			5.0 ± 0.5	15	—	6.6	9.9	1.0	11.5	
				50	—	8.1	11.9	1.0	13.5	
Propagation delay time (S/L-Q _H , \bar{Q}_H)	t_{pLH} t_{pHL}	—	3.3 ± 0.3	15	—	9.9	15.8	1.0	18.5	ns
				50	—	12.4	19.3	1.0	22.0	
			5.0 ± 0.5	15	—	6.7	9.9	1.0	11.5	
				50	—	8.2	11.9	1.0	13.5	
Propagation delay time (H-Q _H , \bar{Q}_H)	t_{pLH} t_{pHL}	—	3.3 ± 0.3	15	—	9.2	14.1	1.0	16.5	ns
				50	—	11.7	17.6	1.0	20.0	
			5.0 ± 0.5	15	—	5.9	9.0	1.0	10.5	
				50	—	7.4	11.0	1.0	12.5	
Maximum clock frequency	f _{max}	—	3.3 ± 0.3	15	65	85	—	55	—	MHz
				50	60	105	—	50	—	
			5.0 ± 0.5	15	110	150	—	90	—	
				50	95	130	—	85	—	
Input capacitance	C _{IN}	—	—	—	4	10	—	10	pF	
Power dissipation capacitance	C _{PD}	(Note)	—	—	50	—	—	—	pF	

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$


Input Equivalent Circuit



Package Dimensions

VSSOP16-P-0030-0.50

Unit : mm



Weight: 0.02 g (typ.)