

STY30NK90Z N-CHANNEL 900V - 0.21Ω - 26A Max247 Zener-Protected SuperMESH[™] MOSFET

Table 1: General Features

TYPE	v_{DSS}	R _{DS(on)}	ID	Pw
STY30NK90Z	900 V	< 0.26 Ω	28 A	500 W

- TYPICAL $R_{DS}(on) = 0.25 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY

DESCRIPTION

The SuperMESH[™] series is obtained through an extreme optimization of ST's well established strip-based PowerMESH[™] layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOS-FETs including revolutionary MDmesh[™] products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR WELDING EQUIPMENT




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

SALES TYPE	MARKING	PACKAGE	PACKAGING
STY30NK90Z	Y30NK90Z	Max247	TUBE

Symbol	Parameter	Value	Unit
VDS	Drain-source Voltage (V _{GS} = 0)	900	V
VDGR	Drain-gate Voltage (R _{GS} = 20 kΩ)	900	V
V _{GS}	Gate- source Voltage	± 30	V
ID	Drain Current (continuous) at $T_C = 25^{\circ}C$	26	A
ID	Drain Current (continuous) at T _C = 100°C	16	A
I _{DM} (•)	Drain Current (pulsed)	104	A
P _{TOT}	Total Dissipation at $T_C = 25^{\circ}C$	450	W
	Derating Factor	3.57	W/°C
VESD(G-S)	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	6	KV
dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
V _{ISO}	Insulation Withstand Voltage (AC-RMS) from All Four Terminals to External Heatsink	2500	V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	- 65 to 150	°C

Table 3: Absolute Maximum ratings

(•) Pulse width limited by safe operating area

(1) $I_{SD} \le 26A$, di/dt $\le 400A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_i \le T_{JMAX}$.

(*) Limited only by maximum temperature allowed

Table 4: Thermal Data

Rthj-case	Thermal Resistance Junction-case Max	0.277	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
TI	Maximum Lead Temperature For Soldering Purpose	300	°C

Table 5: Avalanche Characteristics

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max)	26	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25 \ ^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 35 \ V$)	500	mJ

Table 6: GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

 ∇

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED) Table 7: On/Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	900			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T _C = 125 °C			10 100	μΑ μΑ
IGSS	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±100	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 150 \ \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 14 A		0.21	0.26	Ω

Table 8: Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15 V _, I _D = 14 A		26		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V_{DS} = 25V, f = 1 MHz, V_{GS} = 0		12000 852 166		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	V_{GS} = 0V, V_{DS} = 0V to 720 V		377		pF
t _{d(on)} t _r t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time			67 59 250 72		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 720 \text{ V}, \text{ I}_D = 26 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see Figure 20)		350 51 190	490	nC nC nC

Table 9: Source Drain Diode

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				28 112	A A
V _{SD} (1)	Forward On Voltage	$I_{SD} = 28 \text{ A}, V_{GS} = 0$			2	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 26 \text{ A, } \text{ di/dt} = 100 \text{ A/}\mu\text{s} \\ V_{DD} &= 100 \text{ V, } \text{T}_{j} = 25^{\circ}\text{C} \\ (\text{see Figure 18}) \end{split}$		1 18.9 36.6		μs μC A
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 26 A, di/dt = 100 A/µs V _{DD} = 100 V, T _j = 150°C (see Figure 18)		1.33 25.2 37.8		μs μC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C_{oss eq} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% VDSS-





Figure 3: Safe Operating Area

Figure 4: Output Characteristics






Figure 6: Thermal Impedance




Figure 7: Transfer Characteristics





Figure 8: Static Drain-source On Resistance



<u>ل</u>حک

Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature HV24530





Figure 11: Source-Drain Diode Forward Characteristics



5

Figure 12: Capacitance Variations




Figure 13: Normalized On Resistance vs Temperature





Figure 14: Normalized BVdss vs Temperature






Figure 15: Avalanche Energy vs Starting Tj



Figure 16: Unclamped Inductive Load Test Circuit




Figure 17: Switching Times Test Circuit For Resistive Load




Figure 18: Test Circuit For Inductive Load Switching and Diode Recovery Times




Figure 19: Unclamped Inductive Wafeform





Figure 20: Gate Charge Test Circuit



DIM.		mm				
MIN. TYP. MAX. MIN.	TYP.	MAX.				
А	4.70		5.30			
A1	2.20		2.60			
b	1.00		1.40			
b1	2.00		2.40			
b2	3.00		3.40			
С	0.40		0.80			
D	19.70		20.30			
е	5.35		5.55			
E	15.30		15.90			
L	14.20		15.20			
L1	3.70		4.30			

Max247 MECHANICAL DATA




Table 10: Revision History

Date	Revision	Description of Changes
16-Jul-04	1	First Release.
23-Mar-04	2	Data updated
21-Jan-05	3	Final Datasheet

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

۲