

DUAL LOW-NOISE J-FET INPUT OPERATIONAL AMPLIFIERS**DESCRIPTION**

The M5240P is a semiconductor integrated circuit designed as a low-noise Bi-FET operational amplifier which adopts J-FETs in the input stage. The device comes in a 16-pin DIP and contains two circuits for yielding high sound quality, high input impedance, high slew rate and low distortion characteristics. It can be widely used as an operational amplifier in stereo equipment, tape decks, and as preamplifier for digital audio disc players and other similar products, mixer for public announcement or LM, high fidelity VCRs.

FEATURES


- Low noise S/N=82dB(typ.)
(shorted input, RIAA, IHF-A, PHONO 2.5mVrms)
- High slew rate SR=40V/ μ s(typ.)
(Variable by externally connected RC due to external phase compensation type)
- High input impedance $R_i=1000M\Omega$ (typ.)
- Low distortion rate THD=0.001% (typ.)
(f=1kHz, RIAA, $V_o=5V$ rms)
- Large load current and allowable current $I_{LP}=\pm 50mA$
 $P_d=1W$

APPLICATION


Amplifier in stereo equipment, tape decks and digital audio disc players, mixer.

RECOMMENDED OPERATING CONDITIONS

- Supply voltage range $\pm 5 \sim \pm 15V$
- Rated supply voltage $\pm 15V$

PIN CONFIGURATION (TOP VIEW)

Outline 16P4



EQUIVALENT CIRCUIT

DUAL LOW-NOISE J-FET INPUT OPERATIONAL AMPLIFIERS**ABSOLUTE MAXIMUM RATINGS** ($T_a=25^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------|----------------------------|-----------------------------|-----------------|-------|
| V_{CC} | Supply voltage | | ± 18 | V |
| I_{LP} | Load current | | ± 50 | mA |
| V_{id} | Differential input voltage | | ± 30 | V |
| V_{ic} | Common input voltage | | ± 15 | V |
| P_d | Power dissipation | | 1000 | mW |
| K_θ | Thermal derating | $T_a \geq 25^\circ\text{C}$ | 10 | mW/°C |
| T_{opr} | Ambient temperature | | $-20 \sim +75$ | °C |
| T_{stg} | Storage temperature | | $-55 \sim +125$ | °C |


ELECTRICAL CHARACTERISTICS ($T_a=25^\circ\text{C}$, $V_{CC}=\pm 15\text{V}$)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------|---|---|----------|----------|------|--------|
| | | | Min | Typ | Max | |
| I_{CC} | Circuit current | $V_{in}=0$ | | 12.0 | 17.0 | mA |
| V_{IO} | Input offset voltage | $R_s \leq 10\text{k}\Omega$ | | 5.0 | 15.0 | mV |
| I_{IO} | Input offset current | | | 25 | 1000 | pA |
| I_{IB} | Input bias current | | | 120 | 2000 | pA |
| R_{in} | Input resistance | | | 10^3 | | MΩ |
| G_{VO} | Open loop voltage gain | $R_L \geq 2\text{k}\Omega, V_o = \pm 10\text{V}$ | | 110 | | dB |
| V_{OM} | Maximum output voltage | $R_L \geq 10\text{k}\Omega$ | ± 12 | ± 14 | | V |
| | | $R_L \geq 2\text{k}\Omega$ | ± 10 | ± 13 | | |
| V_{CM} | Common input voltage width | | ± 10 | ± 12 | | V |
| CMRR | Common mode rejection ratio | $R_s \leq 10\text{k}\Omega$ | 70 | 76 | | dB |
| SVRR | Supply voltage rejection ratio | $R_s \leq 10\text{k}\Omega$ | | 30 | 150 | μV/V |
| P_d | Power dissipation | | | 360 | 510 | mW |
| SR | Slew rate | $G_v = 16.5\text{dB}$ | | 40 | | V/μs |
| f_T | Gain bandwidth product | | | 18 | | MHz |
| e_n | Equivalent input referred noise voltage | $R_s = 100\Omega, BW = 10\text{Hz} \sim 30\text{kHz}$ | | 3.3 | | nV/√Hz |
| V_{NI} | | $R_g = 2.2\text{k}\Omega, \text{RIAA EQ}$ | | 1.2 | 2.5 | μVrms |
| S/N | Signal-to-noise voltage ratio | $R_g = 47\Omega, \text{RIIA EQ, IHF-A}$ | | 82 | | dB |


TYPICAL CHARACTERISTICS**THERMAL DERATING
(MAXIMUM RATING)****CIRCUIT CURRENT VS.
SUPPLY VOLTAGE**

DUAL LOW-NOISE J-FET INPUT OPERATIONAL AMPLIFIERS


**VOLTAGE GAIN VS.
FREQUENCY RESPONSE**




**OUTPUT VOLTAGE VS.
SUPPLY VOLTAGE**




**VOLTAGE GAIN VS.
SUPPLY VOLTAGE**




**OUTPUT VOLTAGE VS.
LOAD RESISTANCE**











**INPUT OFFSET VOLTAGE
VS. SUPPLY VOLTAGE**





**INPUT OFFSET VOLTAGE VS.
AMBIENT TEMPERATURE**





DUAL LOW-NOISE J-FET INPUT OPERATIONAL AMPLIFIERS**TYPICAL APPLICATION EXAMPLE****HIGH SLEW RATE FLAT AMP****SLEW RATE (SR) CHARACTERISTICS**



DUAL LOW-NOISE J-FET INPUT OPERATIONAL AMPLIFIERS**STEREO EQUALIZER AMP****TOTAL HARMONIC DISTORTION VS. OUTPUT VOLTAGE****TYPICAL CHARACTERISTICS ($V_{CC} = \pm 15V$, RIAA)**

- $G_V = 35.6\text{dB}$ ($f = 1\text{kHz}$)
- $V_{NI} = 1.2\text{ }\mu\text{Vrms}$ ($R_g = 2.2\text{k}\Omega$, $BW = 10\text{Hz} \sim 30\text{kHz}$)
- THD = 0.001% ($f = 1\text{kHz}$, $V_O = 5\text{Vrms}$)
- S/N = 82dB (HF-A network, shorted input, input sensitivity 2.5mVrms)

PRINTED CIRCUIT BOARD FOR CIRCUIT TESTING (TYPICAL APPLICATION CIRCUIT)**PRINTED CIRCUIT BOARD WIRING DIAGRAM****(COPPER FOIL SIDE)****(PARTS SIDE)**

DUAL LOW-NOISE J-FET INPUT OPERATIONAL AMPLIFIERS**G_V=20dB FLAT AMP****TOTAL HARMONIC DISTORTION VS. OUTPUT VOLTAGE****TYPICAL CHARACTERISTICS**

- $V_{CC} = \pm 15V$
- $G_V = 20dB(f=1kHz)$
- $V_O = 9.5Vrms(f=1kHz, THD=0.1\%)$
- $THD = 0.01\%(f=1kHz, V_O = 9Vrms)$

OFFSET COMPENSATION CIRCUIT**(CIRCUIT FOR EXPLANATION)**