MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information 4M x 1 CMOS Dynamic RAM Static Column

The MCM54402A is a 0.7μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance. improved reliability, and low cost. The static column mode feature allows column data to be accessed upon the column address transition when RAS and CS are held low. similar to static RAM operation.

The MCM54402A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package, a 300 mil thin-small-outline package (TSOP), and a 100 mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Static Column Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54402A = 16 ms
- Fast Access Time (tRAC):

MCM54402A-60 = 60 ns (Max)

MCM54402A-70 = 70 ns (Max)

MCM54402A-80 = 80 ns (Max)

· Low Active Power:

MCM54402A-60 = 660 mW (Max) MCM54402A-70 = 550 mW (Max)


MCM54402A-80 = 468 mW (Max)

· Low Standby Power Dissipation:

MCM54402A = 11 mW (Max, TTL Levels)

= 5.5 mW (Max, CMOS Levels)

MCM54402A




PIN NAMES							
A0 – A9	Address Input						
	Data Input						
	Output Enable						
	Read/Write Input						
	. Row Address Strobe						
CS	Chip Select						
	Power Supply (+ 5 V)						
v _{SS}	Ground						

PIN ASSIGNMENTS 100 MIL ZIP 300 MIL SOJ/TSOP CS DQ2 DQ0 II 1 DQ3 25 DQ3 DQ1 [2 ٧ss DQ0 MЦз 24 DQ2 DQ1 8 RAS [] 4 23 T CS RAS A9 🛚 5 22 D G 10 A9 11 ΑO A1 13 A2 18 🛚 A8 A0 [] 9 АЗ 17 🛮 A7 ۷сс 16 Δ4 Α2 Π 17 16 A5 аз П 12 15 Π A5 AG 20 14 🛛 A4

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 1 to + 7	٧
Data Out Current	lout	. 50	mΑ
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	VCC	4.5	5.0	5.5	٧
	V _{SS}	0	0	0	1
Logic High Voltage, All Inputs	ViH	2.4	_	6.5	V
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Charac	Symbol	Min	Max	Unit	Notes	
VCC Power Supply Current	MCM54402A-60, t_{RC} = 110 ns MCM54402A-70, t_{RC} = 130 ns MCM54402A-80, t_{RC} = 150 ns	I _{CC1}		120 100 85	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	S = CS = V _{IH})	ICC2	_	2.0	mA	Ì
V _{CC} Power Supply Current During RAS-C	ICC3	=	120 100 85	mA	1, 2	
V _{CC} Power Supply Current During Static C	Column Mode Cycle (RAS = CS =V _{IL}) MCM54402A-60, t _{SC} = 35 ns MCM54402A-70, t _{SC} = 40 ns MCM54402A-80, t _{SC} = 45 ns	ICC4		95 85 75	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	$\overline{S} = \overline{CS} = V_{CC} - 0.2 \text{ V}$	ICC5	_	1.0	mA	
V _{CC} Power Supply Current During ĈS Bel	ore RAS Refresh Cycle MCM54402A-60, t _{RC} = 110 ns MCM54402A-70, t _{RC} = 130 ns MCM54402A-80, t _{RC} = 150 ns	ICC6	=	120 100 85	mA	1
Input Leakage Current (0 V \leq V _{in} \leq 6.5 V)		likg(i)	- 10	10	μА	
Output Leakage Current ($\overline{CS} = V_{IH}$, 0 V \leq	V _{out} ≤ 5.5 V)	likg(O)	- 10	10	μА	
Output High Voltage (I _{OH} = - 5 mA)		VOH	2.4	_	٧	
Output Low Voltage (IOL = 4.2 mA)		V _{OL}	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CS} = V_{IH}$.

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A	9 C _{in}	5	pF
\overline{G} , \overline{RAS} , \overline{CS} ,	⊽	7	1
I/O Capacitance ($\overline{\text{CS}}$ = V _{IH} to Disable Output) DQ0 – DC	3 Cout	7	рF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I \(\Delta t \/ \Delta V. \)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4).

	Symb	ool	MCM54402A-60		MCM54402A-70		MCM54402A-80			1
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	†RC	110		130	_	150	_	ns	5
Read-Write Cycle Time	†RELREL	†RWC	165	_	185		205	:	ns	5
Static Column Mode Cycle Time	tAVAV	tsc	35	_	40	_	45	. —	ns	
Static Column Mode Read-Write Cycle Time	^t AVAV	tsawc	90	_	100	_	110		ns	1
Access Time from RAS	†RELQV	^t RAC	_	60	l –	70		80	ns	6, 7
Access Time from CS	tCELQV	tCAC	l –	20		20	_	20	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	30	_	35	_	40	ns	6, 9
Access Time from Last Write	tWLQV	t _{ALW}	_	55	_	65		. 75	ns	6, 10
CS to Output in Low-Z	†CELQX	tCLZ	0	_	0	-	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ.	tOFF	0	20	0	20	0	20	ns	11
Data Out Hold from Address Change	tAXQX	tAOH.	5	_	5	_	5		ns	
Data Out Enable from Write	twhqv	tow	-	20	<u> </u>	20		20	ns	
Transition Time (Rise and Fall)	tτ	tτ	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL:	tRP	40		50	l –	60		ns	
RAS Pulse Width	^t RELREH	tRAS	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	^t RASC	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	20	<u> </u>	20		20	-	ns	
CS Hold Time	^t RELCEH	tCSH	60	I -	70.	. —	80	_	ns	
CS Pulse Width	[†] CELCEH	tcs	20	10 k	20	10 k	20	10 k	ns	
CS Pulse Width (Static Column Mode)	†CELCEH	tcsc	20	200 k	20	200 k	20	200 k	ns	
RAS to CS Delay Time	tRELCEL.	tRCD	20	40	20	50	20	60	ns	12
RAS to Column Address Delay Time	†RELAV	†RAD	15	30	15	35	15	40	ns	13
CS to RAS Precharge Time	†CEHREL	†CRP	5		. 5	-	5	_	ns	
CS Precharge Time	†CEHCEL	tCP	10	_	10	_	10		ns	
Row Address Setup Time	tavrel	tASR	0		0	_	0	<u> </u>	ns	
Row Address Hold Time	tRELAX	^t RAH	10		10	_	10	_	ns	

1. VIH (min) and VII (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

2. An initial pause of 200 us is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.

4. AC measurements $t_T = 5.0$ ns.

- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that tRCD ≥ tRCD (max).
- 9. Assumes that t_{RAD} ≥ t_{RAD} (max).
- Assumes that t_{LWAD} ≥ t_{LWAD} (max).
- 11. t_{OFF} (max) and/or t_{GZ} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symb	ool	MCM54	402A-60	мсм54	402A-70	MCM54	402A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Column Address Setup Time	†AVCEL	tasc	-0	_	0		0	_	ns	
Column Address Hold Time	tCELAX	^t CAH	15	. —	15	_	15	_	ns	
Column Address Hold Time Referenced to RAS (Read Cycle)	^t RELAX	t _{AR}	70	_	80	_	90	_	ns	
Column Address to RAS Lead Time	tAVREH	tRAL	30	, - ,	35	_	40	_	ns	
Column Address Hold Time Reference to HAS High	[†] REHAX	^t AH	5		5	_	5	_	ns	14
Last Write to Column Address Delay Time	[†] WLAV	†LWAD	20	25	20	. 30	20	35	ns	15
Last Write to Column Address Hold Time	†WLAX	^t AHLW	55		65		75	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CS	†CEHWX	^t RCH	0	_	0		0	_	ns	16
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	_	0	_	0		ns	16
Write Command Hold Time Referenced to CS	[†] CELWH	†WCH	10	_	15	_	15	_	ns	
Write Command Pulse Width	†WLWH	tWP	10	_	15	_	15		ns	
Write Command Inactive Time	twhwL	tWI	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	^t WLREH	tRWL	20	<u> </u>	20	_	20	_	ns	
Write Command to CS Lead Time	†WLCEH	†CWL	20	<u> </u>	20	_	20		ns	
Data in Setup Time	†DVCEL	tDS	0	—	0	<u> </u>	0	-	ns	17
Data in Hold Time	^t CELDX	t _{DH}	15		15	I -	15	_	ns	17
Refresh Period	†RVRV	^t RF\$H	_	16		16	_	16	ms	
Write Command Setup Time	†WLCEL	twcs	0	I –	0	_	0	_	ns	18
CS to Write Delay	^t CELWL	tCMD	50		50		50		ns	18
RAS to Write Delay	^t RELWL	^t RWD	90	_	100	-	110		ns	18
Column Address to Write Delay Time	tAVWL	tAWD	60	-	65	_	70	_	ns	18
CS Setup Time for CS Before RAS Refresh	^t RELCEL	tCSR	5	-	5	_	5	_	ns	
CS Hold Time for CS Before RAS Refresh	^t RELCEH	^t CHR	15	_	15	-	15	_	ns	
RAS Precharge to CS Active Time	^t REHCEL	†RPC	0	_	0	_	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	[†] CEHCEL	t _{CPT}	30	-	40	_	40	-	ns	
RAS Hold Time Referenced to G	^t GLREH	tROH	10	_	10	_	10	-	ns	

NOTES:

(continued)

^{14.} tAH must be met for a read cycle.

^{15.} Operation within the tLWAD (max) limit ensures that tALW can be met. tLWAD (max) is specified as a reference point only; if tLWAD is greater than the specified tLWAD (max) limit, then access time is controlled exclusively by tAA.


^{16.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

^{17.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in read-write cycles.


^{18.} twcs, tqwb, tcwb, tawb, and tcpwb are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwb ≥ tcwb (min), tqwb ≥ tqwb (min), tqwb ≥ tqwb (min), and tcpwb ≥ tcpwb (min) (page mode), the cycle is a read write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

	Symt	loc	MCM54	402A-60	MCM544	102A-70	MCM54	402A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
G Access Time	tGLQV	^t GA		20	_	20	_	20	ns	
G to Data Delay	†GLHDX	t _{GD}	20	-	20 .	-	20	. —	ns	
Output Buffer Turn-Off Delay Time from G	^t GHQZ	^t GZ	0	20	0	20	0	20	ns	11
G Command Hold Time	tWLGL	t _{GH}	. 20	-	20		20	_	ns	
Write Command Setup Time (Test Mode)	†WLREL	twrs	10	:-	10	_	10		ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	-	10	_ `	10	_	ns	
Write to RAS Precharge Time (CS Before RAS Refresh)	twhrel	twrp	10	_	10 .		10	_	ns	
Write to RAS Hold Time (CS Before RAS Refresh)	^t RELWL	twrh	10	-	10	_	10	_	ns	


READ CYCLE




EARLY WRITE CYCLE




G CONTROLLED LATE WRITE CYCLE







STATIC COLUMN MODE EARLY WRITE CYCLE (A)




STATIC COLUMN MODE EARLY WRITE CYCLE (B)



STATIC COLUMN MODE READ-WRITE CYCLE




STATIC COLUMN MODE READ/WRITE MIXED CYCLE




ADDRESSES

t_{RP} tras RAS TRAH ^tASR ROW ADDRESS


CS BEFORE RAS REFRESH CYCLE (G and A0 - A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe (RAS) clock, into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select (\overline{CS}) active transition (active = V_{IL} , t_{RCD} minimum) follows \overline{RAS} on all read, write, or read-write cycles and is independent of column address. The static column feature allows greater flexibility in setting up the external column addresses into the RAM.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CS before RAS refresh cycle, and Static Column mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, static column mode read cycle, read-write cycle, and static column mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS active transition latching the desired row. The write (W) input level must be high (VIH), tRCS (minimum) before the CS active transition, to enable read mode. A valid column address can be provided at any time (tRAD minimum), independent of the CS active

Both the RAS and CS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window, Both CS and output enable (G) control read access time; CS and G must be active (and column address must be valid) by tRCD maximum, and tRAC - tGA minimum, respectively, to guarantee valid data out (Q) at trace (access time from RAS active transition). If the trace maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CS or G clock active transition (tCAC or tGA).

The RAS and CS clocks must remain active for minimum times of tRAS and tCS, respectively, to complete the read cycle. The column address must remain valid for tAH after RAS inactive transition to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tpp to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CS and G clocks are active. When either the CS or G clock transitions to inactive, the output will switch to High Z (three-state) toFF or tGZ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, static column mode early write, and static column mode read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE **RAM**. Write mode is enabled by the transition of \overline{W} to active (VIL). Early and late write modes are distinguished by the active transition of W. with respect to CS leading edge. Minimum active time than and ton, and precharge time the apply to write mode, as in the read mode.

An early write cycle is characterized by $\overline{\boldsymbol{W}}$ active transition at minimum time twcs before CS active transition. Column address set up and hold times (tASC, tCAH), and data in (D) set up and hold times (tDS, tDH) are referenced to CS in an early write cycle. RAS and CS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because W active transition precedes or coincides with CS active transition, keeping data-out buffers and

A late write cycle (referred to as G-controlled write) occurs when \overline{W} active transition is made after \overline{CS} active transition. W active transition could be delayed for almost 10 microseconds after CS active transition, (tRCD + tCWD + tRWL + 2tT) ≤ tRAS, if other timing minimums (tRCD, tRWL, and t_T) are maintained. Column address and D timing parameters are referenced to W active transition in a late write cycle. Output buffers are enabled by CS active transition but Q may be indeterminate - see note 18 of AC Operating Conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for tCWD and/or tAWD minimum, to guarantee valid Q before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 1024 column locations on the selected row of the 1M x 4 dynamic RAM during one RAS cycle. Read access time of multiple operations (tag or tCAC) is considerably faster than the regular RAS clock access time tRAC. Multiple operations can be performed simply by keeping RAS active. CS may be toggled between active and inactive states at any time within the RAS cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and RAS remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either CS or W, as indicated in static column mode early write cycle timing diagrams A and B.

MCM54402A

Column address and D timing parameters are referenced to the signal clocking the write operation. CS must be toggled inactive (tcp) to perform a read operation after an early write operation (to turn output on), as indicated in static column mode read/write mixed cycle timing diagram. The maximum number of consecutive operations is limited to tRASC. The cycle ends when $\overline{\mbox{RAS}}$ transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM54402A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54402A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54402A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

CS before RAS refresh is enabled by bringing CS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time tWRP before and time tWRH after RAS active transition to prevent switching the device into test mode.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CS active the end of a read or write cycle, while RAS cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a CS before RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode) as in CS before RAS refresh.

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CS before RAS initialization cycles. Test procedure:

- Write "0"s into all memory cells with normal write mode.
- 2. Select a column address, read "0" out and write "1" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 3. Read the "1"s which were written in step 2 in normal read
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- 5. Read "0" which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512 x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 - B7) in parallel. External data out is determined by the internal test mode logic of the device. See the following truth table and test mode block diagram.

W, CS before RAS timing puts the device in Test Mode, as shown in the test mode timing diagram. A CS before RAS refresh cycle or a RAS-only refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a $\overline{\textbf{W}},$ $\overline{\textbf{CS}}$ before $\overline{\textbf{RAS}}$ refresh cycle which uses the internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0.	0	0	1
1	1	1	1	1	1
-		Any	0		

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = 0 to 70°C, Unless Otherwise Noted)

READ. WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symb	ool	MCM54	MCM54402A-60		MCM54402A-70		402A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	115	-	135	_	155		ns	5
Static Column Mode Cycle Time	†AVAV	tsc	40		45	_	50	T	ns	
Access Time from RAS	^t RELQV	tRAC	_	65	_	75	_	85	ns	6, 7
Access Time from CS	^t CELQV	†CAC	_	25	_	25	-	25	ns	6,8
Access Time from Column Address	†AVQV	tAA	Ī	35	-	40	_	45	ns	6, 9
RAS Pulse Width	^t RELREH	†RAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Static Column Mode)	[†] RELREH	^t RASC	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	†CELREH	tRSH	25	_	25	-	25	T -	ns	
CS Hold Time	[†] RELCEH	t _{CSH}	65	<u> </u>	75	-	85		ns	
CS Pulse Width	†CELCEH	tcs	25	10 k	25	10 k	25	10 k	ns	
CS Pulse Width (Static Column Mode)	†CELCEH	tcsc	25	200 k	25	200 k	25	200 k	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	35	 	40		45	_	ns	

- 1. V_{|H} (min) and V_{|L} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{|H} and V_{|L}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).


W, CS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 - A9 are Don't Care)




TEST MODE — READ CYCLE




TEST MODE -- EARLY WRITE CYCLE




TEST MODE — STATIC COLUMN MODE READ CYCLE




TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (A)



TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (B)



TEST MODE BLOCK DIAGRAM



MCM54402AN80

ORDERING INFORMATION (Order by Full Part Number)

MCM 54	402A X XX XX		
Motorola Memory Prefix		—— Shipping Method or Tray)	I (R2 = Tape and Reel, Blank = Rails
Part Number	- · - · · · · · · · · · · · · · · · ·	Speed (60 = 60	ns, 70 = 70 ns, 80 = 80 ns)
	<u> </u>	Package (N = 30 T = 300 mil TS	00 mil SOJ, Z = 100 mil Plastic ZIP SOP)
Full Part Numbers MCM54402AN	60 MCM54402AN60R2	MCM54402AZ60	MCM54402AT60
MCM54402AN		MCM54402AZ70	MCM54402AT70

NOTE: For mechanical data, please see Chapter 10.

MCM54402AN80R2

MCM54402AZ80

MCM54402AT80

3