

Philips Components

Document No.	853-0653
ECN No.	99799
Date of Issue	June 14, 1990
Status	Product Specification

ECL Products

10118

Gate

Dual 2-Wide 3-Input OR-AND Gate


FEATURES

- Typical propagation delay: 2.3ns
- Typical supply current ($-I_{EE}$): 20mA

DESCRIPTION

The 10118 is a dual 2-Wide 3-Input OR-AND Gate designed for use in data control as a general purpose logic element. All unused inputs can be left open due to integrated pull-down resistors, which avoid the need for a supply voltage.

LOGIC DIAGRAM



$$Q_0 = (D_0 + D_1 + D_2) \cdot (D_3 + D_4 + D_5)$$

$$Q_1 = (D_0 + D_1 + D_2) \cdot (D_3 + D_4 + D_5)$$


ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Plastic DIP	10118N
16-Pin Ceramic DIP	10118F


PIN DESCRIPTION

PINS	DESCRIPTION
D ₀ – D ₁₀	Data Inputs
Q ₀ , Q ₁	Data Outputs

PIN CONFIGURATION



SIMPLIFIED SCHEMATIC



T044005

Gate**10118****ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	LIMITS	UNIT
V_{EE}	Supply voltage	-8.0	V
V_{IN}	Input voltage (V_{IN} should never be more negative than V_{EE})	0 to V_{EE}	V
I_o	Output source current (continuous)	-50	mA
T_s	Storage temperature range	-55 to +150	°C
T_J	Maximum junction temperature	+165	°C
		+150	°C

NOTE:

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN.	NOM.	MAX.	
V_{CC1}, V_{CC2}	Circuit ground		0	0	0	V
V_{EE}	Supply voltage (negative)			-5.2		V
V_{IH}	High level input voltage	$T_A = -30^\circ C$			-890	mV
		$T_A = +25^\circ C$			-810	mV
		$T_A = +85^\circ C$			-700	mV
V_{IHT}	High level input threshold voltage	$T_A = -30^\circ C$	-1205			mV
		$T_A = +25^\circ C$	-1105			mV
		$T_A = +85^\circ C$	-1035			mV
V_{ILT}	Low level input threshold voltage	$T_A = -30^\circ C$			-1500	mV
		$T_A = +25^\circ C$			-1475	mV
		$T_A = +85^\circ C$			-1440	mV
V_{IL}	Low level input voltage	$T_A = -30^\circ C$	-1890			mV
		$T_A = +25^\circ C$	-1850			mV
		$T_A = +85^\circ C$	-1825			mV
T_A	Operating ambient temperature range		-30	+25	+85	°C

NOTE:

When operating at other than the specified V_{EE} voltage (-5.2V), the DC and AC Electrical Characteristics will vary slightly from specified values.

Gate

10118

DC ELECTRICAL CHARACTERISTICS $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -5.2V \pm 0.010V$, $T_A = -30^\circ\text{C}$ to $+85^\circ\text{C}$ output loading 50Ω to $-2.0V \pm 0.010V$ unless otherwise specified^{1,3}

SYMBOL	PARAMETER	TEST CONDITIONS ²		LIMITS			UNIT	
		MIN.	TYP.	MAX.				
V_{OH}	High level output voltage	$T_A = -30^\circ\text{C}$	Apply V_{IHMAX} to all inputs.	-1060		-890	mV	
		$T_A = +25^\circ\text{C}$		-960		-810	mV	
		$T_A = +85^\circ\text{C}$		-890		-700	mV	
V_{OHT}	High level output threshold voltage	$T_A = -30^\circ\text{C}$	For Q_0 output, apply V_{IHIT} to D_0 input with V_{ILMIN} applied to D_1 and D_2 inputs and V_{IHMAX} applied to all other inputs.	-1080			mV	
		$T_A = +25^\circ\text{C}$		-980			mV	
		$T_A = +85^\circ\text{C}$		-910			mV	
V_{OLT}	Low level output threshold voltage	$T_A = -30^\circ\text{C}$	For Q_0 output, apply V_{ILIT} to D_0 input with V_{ILMIN} applied to D_1 and D_2 inputs and V_{IHMAX} applied to all other inputs.			-1655	mV	
		$T_A = +25^\circ\text{C}$				-1630	mV	
		$T_A = +85^\circ\text{C}$				-1595	mV	
V_{OL}	Low level output voltage	$T_A = -30^\circ\text{C}$	Apply V_{ILMIN} to all inputs.	-2000		-1675	mV	
		$T_A = +25^\circ\text{C}$		-1990		-1650	mV	
		$T_A = +85^\circ\text{C}$		-1920		-1615	mV	
I_{IH}	High level input current	$T_A = -30^\circ\text{C}$	Apply V_{IHMAX} to each input under test, one at a time, with V_{ILMIN} applied to all other inputs.			560	μA	
		$T_A = +25^\circ\text{C}$				350	μA	
		$T_A = +85^\circ\text{C}$				350	μA	
		All other inputs		$T_A = -30^\circ\text{C}$		390	μA	
				$T_A = +25^\circ\text{C}$		245	μA	
				$T_A = +85^\circ\text{C}$		245	μA	
I_{IL}	Low level input current	$T_A = -30^\circ\text{C}$	Apply V_{ILMIN} to each input under test, one at a time, with V_{IHMAX} applied to all other inputs.	0.5			μA	
		$T_A = +25^\circ\text{C}$		0.5			μA	
		$T_A = +85^\circ\text{C}$		0.3			μA	
$-I_{EE}$	V _{EE} supply current	$T_A = -30^\circ\text{C}$				29	mA	
		$T_A = +25^\circ\text{C}$			20	26	mA	
		$T_A = +85^\circ\text{C}$				29	mA	
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	High level output voltage compensation	$T_A = +25^\circ\text{C}$			0.016		V/V	
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	Low level output voltage compensation				0.250		V/V	
$\frac{\Delta V_{BB}}{\Delta V_{EE}}$	Reference bias voltage compensation				0.148		V/V	

NOTES:

- The specified limits represent the worst case values for the parameter. Since these worst case values normally occur at the supply voltage and temperature extremes, additional noise immunity can be achieved by decreasing the allowable operating condition ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to DC Testing, Chapter 1, Section 3.
- The specified limits shown in the DC Electrical Characteristics table can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes, while maintaining transverse airflow of 2.5 meters/sec (500 linear feet/min) over the device, mounted either in a test socket or on a printed circuit board. Test voltage values are given in the DC Operating Conditions table.

Gate**10118****AC ELECTRICAL CHARACTERISTICS** $V_{CC1} = V_{CC2} = \text{ground}$, $V_{EE} = -5.2V \pm 0.010V$

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			TA = -30°C		TA = +25°C			TA = +85°C		
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
t _{PLH} t _{PHL}	Propagation delay D _n to Q _n	Waveform 1	1.40 1.40	3.90 3.90	1.40 1.40	2.30 2.30	3.40 3.40	1.40 1.40	3.80 3.80	ns ns
t _{TLH} t _{THL}	Transition time 20% to 80%, 80% to 20%	Waveform 1	0.80 0.80	4.10 4.10	1.50 1.50	2.50 2.50	4.00 4.00	1.50 1.50	4.60 4.60	ns ns

NOTE:

For AC test setup information, see AC Testing, Chapter 2, Section 3.