

Very Low Power/Voltage CMOS SRAM 512K X 8 bit

BS62LV4000

■ FEATURES

- Wide Vcc operation voltage: 2.7V ~ 3.6V
- · Very low power consumption :

Vcc = 3.0V C-grade: 20mA (Max.) operating current I -grade: 25mA (Max.) operating current 0.5uA (Typ.) CMOS standby current

- · High speed access time :
 - -70 70ns (Max) at Vcc = 3.0V
- -10 100ns (Max) at Vcc = 3.0V
- · Automatic power down when chip is deselected
- · Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ options

■ GENERAL DESCRIPTION

The BS62LV4000 is a high performance, very low power CMOS Static Random Access Memory organized as 524,288 words by 8 bits and operates from a wide range of 2.7V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.5uA and maximum access time of 70ns in 3V operation.

Easy memory expansion is provided by an active LOW chip enable (\overline{OE}) , and active LOW output enable (\overline{OE}) and three-state output drivers.


The BS62LV4000 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV4000 is available in the JEDEC standard 32 pin ,8mmx13.4mm STSOP, and 8mmx20mm TSOP.


■ PRODUCT FAMILY

			SPEED	POWER D	ISSIPATION			
PRODUCT FAMILY	OPERATING TEMPERATURE			OPERATING Vcc		STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE
FAMILT	TEMPERATURE	KANGE	Vcc=3.0V	Vcc=3.0V	Vcc=3.0V			
BS62LV4000TC	+0°C to +70°C	0.7)/ 0.6)/	70 / 400	04	20 4	TSOP-32		
BS62LV4000STC	+0 0 10 +70 0	2.7 V ~ 3.6 V	70 / 100	8uA	20mA	STSOP-32		
BS62LV4000TI	40° C to 105° C	0.7\/ 0.6\/	70 / 400	10	0F== A	TSOP-32		
RS62LV4000STL	-40° C to +85° C	2.1 V ~ 3.6V	70 / 100	12uA	25mA	STSOP-32		

■ PIN CONFIGURATIONS



■ FUNCTIONAL BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A18 Address Input	These 19 address inputs select one of the 524,288 x 8-bit words in the RAM
CE Chip Enable Input	CE is active LOW. Chip enable must be active when data read from or write to the device. if chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	High Z	I _{cc}
Read	Н	L	L	Dout	I _{cc}
Write	L	L	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ° C to +70 ° C	2.7V ~ 3.6V
Industrial	-40 ° C to +85 ° C	2.7V ~ 3.6V

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP . (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3.0V	-0.5		0.8	V
Vıн	Guaranteed Input High Voltage ⁽²⁾		Vcc=3.0V	2.0		Vcc+0.2	V
IL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		-		1	uA
loL	Output Leakage Current	$Vcc = Max, \overline{CE} = V_{IH}, \text{ or } \overline{OE} = V_{IH}, V_{I/O} = 0V \text{ to } Vcc$				1	uA
VoL	Output Low Voltage	Vcc = Max, IoL = 2mA	Vcc=3.0V	1	1	0.4	V
Vон	Output High Voltage	Vcc = Min, Iон = -1mA	Vcc=3.0V	2.4	-		V
lcc	Operating Power Supply Current	$\overline{CE} = V_{IL}$, $I_{DQ} = 0mA$, $F = Fmax^{(3)}$	Vcc=3.0V	1	-	20	mA
Iccsb	Standby Current-TTL	$\overline{\text{CE}} = V_{\text{IH}}, \ I_{\text{DQ}} = 0\text{mA}$	Vcc=3.0V	-		1	mA
ICCSB1	Standby Current-CMOS	$\begin{array}{ c c c } \hline CE & \geq & Vcc\text{-}0.2V, \\ V_{\text{IN}} & \geq & Vcc\text{-}0.2V \text{ or } V_{\text{IN}} & \leq & 0.2V \end{array}$	Vcc=3.0V		0.5	8	uA


- 1. Typical characteristics are at TA = 25°C.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included. 3. Fmax = $1/t_{RC}$.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\label{eq:constraint} \begin{array}{ c c } \hline \overline{CE} \; \geq \; Vcc \text{ - } 0.2V \\ \hline V_{IN} \; \geq \; Vcc \text{ - } 0.2V \text{ or } V_{IN} \; \leq \; 0.2V \\ \end{array}$	1.5	1	1	V
I _{CCDR}	Data Retention Current	$ \begin{array}{c c} \overline{CE} & \geq \ \text{Vcc - 0.2V} \\ \text{V}_{\text{IN}} & \geq \ \text{Vcc - 0.2V} \ \text{or} \ \text{Vin} \ \leq \ 0.2V \\ \end{array} $		0.3	6	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t _R	Operation Recovery Time	See Retention Wavelonn	T _{RC} (2)		-	ns

^{1.} Vcc = 1.5V, $T_A = + 25$ °C 2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (CE Controlled)







■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS



■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc = 3.0V)


READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		662LV4000- I. TYP. M			62LV400 TYP.		UNIT
t _{AVAX}	t _{RC}	Read Cycle Time	70		I	100	1	ı	ns
t _{AVQV}	t _{AA}	Address Access Time	-		70			100	ns
t _{ELQV}	t _{acs}	Chip Select Access Time			70			100	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid	1		50	-		60	ns
t _{ELQX}	t _{cLZ}	Chip Select to Output Low Z	10		I	15	-	-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z	10		1	15			ns
t EHQZ	t _{cHZ}	Chip Deselect to Output in High Z	0		30	0		35	ns
t _{GHQZ}	t OHZ	Output Disable to Output in High Z	0		25	0		30	ns
t _{axox}	t _{OH}	Output Disable to Output Address Change	10		1	15		1	ns




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when \overline{CE} = V_{IL} .
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 4. $\overline{\mathsf{OE}} = \mathsf{V}_\mathsf{IL}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




\blacksquare AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C , Vcc = 3.0V) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		62LV4000 TYP. I			32LV400 TYP.		UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	70			100			ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	70			100			ns
t _{avw}	t _{AS}	Address Set up Time	0			0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write	70			100			ns
t _{wLWH}	t _{wP}	Write Pulse Width	50			70			ns
t _{whax}	t _{wr}	Write Recovery Time $(\overline{CE}, \overline{WE})$	0			0			ns
t _{wLoz}	t _{whz}	Write to Output in High Z	0		30	0	-	40	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	35			40			ns
t _{whdx}	t _{DH}	Data Hold from Write Time	0			0			ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z	0		30	0		40	ns
t _{whqx}	t _{ow}	Endot Write to Output Active	5			10			ns


■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (1)





WRITE CYCLE2 (1,6)




NOTES:


- 1. $\overline{\text{WE}}$ must be high during address transitions.
- The internal write time of the memory is defined by the overlap of CE and WE low. All signals
 must be active to initiate a write and any one signal can terminate a write by going inactive.
 The data input setup and hold timing should be referenced to the second transition edge of
 the signal that terminates the write.
- 3. Two is measured from the earlier of \overline{CE} or \overline{WE} going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the $\overline{\text{CE}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If $\overline{\text{CE}}$ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of $\overline{\text{CE}}$ going low to the end of write.



■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS




SYMBOL	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
ь	0.009± 0.002	0.22± 0.05
ы	0.008± 0.001	0.20± 0.03
С	0.004 ~ 0.008	0.10 ~ 0.21
cl	0.004 ~ 0.006	0.10 ~ 0.16
D	0.465± 0.004	11.80± 0.10
E	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.528± 0.008	13.40± 0.20
L	0.0197 +0.008	0.50 +0.2
L1	0.0315± 0.004	0.80± 0.10
У	0.004 Max.	0.1 Max.
0	0, ~ 8,	0° ~ 8°

STSOP - 32



■ PACKAGE DIMENSIONS (continued)



UNIT	INCH	ММ
A	0.0433± 0.004	1.10± 0.10
A 1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
ъ1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.724± 0.004	18.40± 0.10
Е	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.787± 0.008	20.00± 0.20
L	0.0197 +0.008	0.50 +0.2
Ll	0.0315± 0.004	0.80± 0.10
у	0.004 Max.	0.1 Max.
θ	0, ~ 8,	0. ~ 8.

TSOP - 32



REVISION HISTORY

2.2	2001 Data Sheet release	Apr. 15, 2001		
Revision	Description	Date	Note	