- Low Drift
- High Current Gain
- Tight Beta Match
- High Breakdown Voltage
- Matching Guaranteed Over A 0V to 45V Collector-Base Voltage Range
- CMRR > 100dB

### **ABSOLUTE MAXIMUM RATINGS**

(T <sub>A</sub> = 25°C unless otherwise noted)
Collector-Base Voltage (1)
Collector-Emitter Voltage (1) 45V
Collector-Collector Voltage
Emitter-Base Voltage (1)6V
Collector Current (1)
Storage Temperature Range65°C to +200°C
Operating Temperature Range55°C to +150°C
Lead Temperature (Soldering, 10sec) +300°C
Power Dissipation (T <sub>C</sub> =25°C)800mW
Derate above 25°C 14mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress retirings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ORDERING INFORMATION**

TO-71	TO-78
LM114	LM114H
LM114A	LM114AH

# LM114/H, LM114A/AH Monolithic Dual NPN General Purpose Amplifier

#### **GENERAL DESCRIPTION**

These devices contain a pair of junction-isolated NPN transistors fabricated on a single silicon substrate. This monolithic structure makes possible extremely tight parameter matching at low cost. Further, advanced processing techniques yield exceptionally high current gains at low collector currents, virtual elimination of "popcorn noise," low leakages and improved long-term stability.

Although designed primarily for high breakdown voltage and exceptional DC characteristics, these transistors have surprisingly good high-frequency performance. The gain-bandwidth product is 300MHz with 1mA collector current and 5V collector-base voltage and 22MHz with 10 $\mu\text{A}$  collector current. Typical collector-base capacitance is only 1.6 pF at 5V.

## PIN CONFIGURATION

	TO-71 TO-78	
	E, B, C, B, C,	
4003	E1 B1	0259-1

## **ELECTRICAL CHARACTERISTICS** (NOTE 2)

Symbol	Parameter	Test Conditions	Maximum	Units	
		Tost obligations	LM114A, AH	LM114, H	J.1118
V <sub>BE1-2</sub>	Offset Voltage	1μΑ≤I <sub>C</sub> ≤100μΑ	0.5	2.0	mV
I <sub>B1-2</sub>	Offset Current	I <sub>C</sub> =10μA	2.0	10	nΑ
		I <sub>C</sub> =1μΑ	0.5		
	Bias Current	I <sub>C</sub> =10μA	20	40	nΑ
		1 <sub>C</sub> =1μΑ	3.0		
ΔV <sub>BE</sub> /V	Offset Voltage Change	0V≤V <sub>CB</sub> ≤V <sub>MAX</sub> , I <sub>C</sub> =10μA	0.2	1.5	m۷
Δl <sub>B</sub> /V	Offset Current Change		1.0	4.0	nA

10

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

# 

	/H, LM114		nued) ( $T_A = 25^{\circ}$ C unless	otherwise specifie	T-29	- 27
				Maximum Limits		Units
Symbol	Parameter	Test Conditions		LM114A, AH	LM114, H	U.III.S
ΔV <sub>BE</sub> /ΔΤ	Offset Voltage Drift			2.0	10	μV/°C
Δl <sub>B1-2</sub> /ΔT	Offset Current	–55°C≤T <sub>A</sub> ≤+125°C, I <sub>C</sub> =10μA		12	50	nA
ΔI <sub>R</sub> /ΔT	Bias Current			60	150	
ICBO		V <sub>CB</sub> =V <sub>MAX</sub> T <sub>A</sub> =125°C (Note 3)	10	50	pΑ	
1 000	Leakage Current		T <sub>A</sub> = 125°C (Note 3)	10	50	nA
ICEO	ICEO Collector-Emitter Leakage Current	V <sub>CE</sub> =V <sub>MAX</sub> , V <sub>EB</sub> =0V T <sub>A</sub> =125°C (Note 3)		50	200	pΑ
OEO				50	200	nA
I <sub>C1-C2</sub>	Collector-Collector Leakage Current V <sub>CC</sub> =V <sub>MAX</sub>	V <sub>CC</sub> =V <sub>MAX</sub>	<u>, , , , , , , , , , , , , , , , , , , </u>	100	300	pΑ
		55	T <sub>A</sub> =125°C (Note 3)	100	300	nΑ

NOTES: 1: Per transistor.

: i: reu transistor.

2: These specifications apply for T<sub>A</sub> = +25°C and 0V≤V<sub>CB</sub>≤V<sub>MAX</sub>, unless otherwise specified. For the LM114 and LM114A, V<sub>MAX</sub>=30V.

3. For design reference only, not 100% tested.