

PCA0102A PHASE LOCKED LOOP Rev A1

		PHASE NOISE (1 Hz BW, typical)		
FEATURES • Frequency Range: 102.4 - 102.4 MHz • Step Size: 50 KHz • cPLL - Style Package APPLICATIONS • Telecommunications • Satellite • Telemetry	£(f) (dBc/Hz)	-70 -80 -90 -90 -100 -110 -120 -120 -130 10^2 10^3	⁴ 10 ⁵	
PERFORMANCE SPECIFICATIONS		VALUE	UNITS	
Frequency Range		102.4 - 102.4	MHz	
Phase Noise @ 10 kHz offset (1 Hz BW, typ.)		-100	dBc/Hz	
Harmonic Suppression (2nd, typ.)		-10	dBc	
Sideband Spurs (typ.)		-65	dBc	
Power Output		0±2	dBm	
Load Impedance		50	Ω	
Step Size		50	KHz	
Charge Pump Output Current		1250	μΑ	
Switching Speed (typ., adjacent channel)		n/a	mSec	
Startup Lock Time (typ.)		4	mSec	
Operating Temperature Range		-40 to 85	°C	
Package Style		cPLL		
POWER SUPPLY REQUIREMENTS				
Supply Voltage (Vcc, nom.)		3	Vdc	
Supply Current (Icc, typ.)		21	mA	
All specifications are typical unless otherwise noted and subject to change without notice.				
APPLICATION NOTES				
AN-107 : How to Solder Z-COMM VCOs / PLLs AN-200 : Mounting and Grounding of Z-COMM PLLs				

• AN-200 : Mounting and Grounding of Z-COMM PLLs

• AN-201 : PLL Fundamentals AN-202 : PLL Functional Description

NOTES:

Reference Oscillator Signal: 5 MHz<f_{osc}<100 MHz Frequency Synthesizer: Analog Devices - ADF4001

LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP



