GD4528B DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR

DESCRIPTION - The 4528B is a Dual Retriggerable Resettable Monostable Multivibrator. Each Multivibrator has an active LOW Input (10), an active HIGH Input (11), an active LOW Clear Direct Input $(\overline{C_D})$, an Output (Q), its Complement (\overline{Q}) and two pins for connecting the external timing components ($C_{\rm ext}$, $C_{\rm ext}$ / $R_{\rm ext}$). An external timing capacitor must be connected between $C_{\rm ext}$ and $C_{\rm ext}$ / $R_{\rm ext}$ and an external resistor must be connected between $C_{\rm ext}$ / $R_{\rm ext}$ and $V_{\rm DD}$.

A HIGH-to-LOW transition on the $\overline{I_0}$ input when the I_1 input is LOW or a LOW-to-HIGH transition on the I₁ Input when the I_0 Input is HIGH produces a positive pulse (L \rightarrow H \rightarrow L) on the Q Output and a negative pulse (H \rightarrow L \rightarrow H) on the \overline{Q} Output if the Clear Direct Input ($\overline{C_D}$) is HIGH. A LOW on the Clear Direct Input ($\overline{C_D}$) forces the Q Output LOW, the \overline{Q} Output HIGH and inhibits any further pulses until the Clear Direct Input (CD) is HIGH.

- RECOMMENDED OPERATING VOLTAGE, V_{DD} = 4.5 TO 15 V
- TYPICAL OUTPUT PULSE WIDTH VARIATION ± 3% AT VDD = 15 V FROM DEVICE TO DEVICE
- TYPICAL OUTPUT PULSE WIDTH STABILITY ± 1% OVER -40°C TO +85°C TEMPERATURE RANGE AT V_{DD} = 10 V
- TYPICAL OUTPUT PULSE WIDTH STABILITY ± 1% AT V_{DD} = 10 V ±0.25 V RESETTABLE TRIGGER ON EITHER A HIGH-TO-LOW TRANSITION ON 10 OR A LOW-TO-HIGH TRANS-SITION ON I
- COMPLEMENTARY OUTPUTS AVAILABLE
- BROAD TIMING RESISTOR RANGE, 5 k Ω TO 2 M Ω
- OUTPUT PULSE WIDTH INDEPENDENT OF DUTY CYCLE WITH A WIDE 26 ns TO ∞ RANGE

PIN NAMES

loa, lob I_{1a}, I_{1b} CDa, CDb Q_a, Q_b

Input (H→L Triggered) Input (L→H Triggered)

Clear Direct (Active LOW) Input

Output

Complimentary (Active LOW) Output


C_{exta}, C_{extb} **External Capacitor Connections** Cext/Rexts, Cext/Rextb

External Capacitor/Resistor Connections

TRUTH TABLE

			of the same of the
	TRU	TH T	
l ₀	11	CD	OPERATION
H→L	L	Н	Trigger
н	L→H	н	Trigger
X	Х	L	Reset

- HIGH Level = LOW Level
- = HIGH-to-LOW Transition
- = LOW-to-HIGH Transition
- Don't Carel



OPERATING RULES

Timing


- An external resistor (R_t) and external capacitor (C_t) are required as shown in the Logic Diagram. The value of R_t may vary from 5 kΩ to 2 MΩ.
- The value of C_t may vary from 0 to any necessary value available. If, however, the capacitor has significant leakage relative to V_{DD}/R_t the timing diagrams may not represent the pulse width obtained.
- 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 2 (14) and the (-) terminal to pin 1 (15). Pin 2 (14) will remain positive with respect to pin 1 (15).
- 4. The output pulse width can be determined from the pulse width versus C_t or R_t graphs (Figures 1 and 2).
- 5. To obtain variable pulse width by remote trimming, the following circuit is recommended:



- Under any operating condition, C_t and R_t (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- V_{DD} and ground wiring should conform to good high frequency standards so that switching transients on V_{DD} and ground pins do not cause interaction between one shots. Use of a 0.01 to 0.1 μF bypass capacitor between V_{DD} and ground located near the 4528B is recommended.
- 8. To minimize noise problems, it is recommended that pin 1 and pin 15 be tied externally to V_{SS}.

Triggering

- 1. The minimum negative pulse width into I₀ is 32 ns at V_{DD} = 10 V and the minimum positive pulse width into I₁ is 32 ns at V_{DD} = 10 V.
- When non-retriggerable operation is required, i.e., when input triggers are to be ignored during a quasi-stable state, input latching is used to
 inhibit retriggering. The device does not retrigger if an additional trigger input occurs while the capacitor is discharging in response to the
 initial trigger input.



3. An overriding active LOW level Clear Direct (CD) is provided on each multivibrator. By applying a LOW to the CD, any timing cycle can be terminated or any new cycle inhibited until the LOW Clear Input is removed. Trigger inputs will not produce spikes in the output when the Clear Direct Input is held LOW. A new cycle initiated less than 200 ns after removal of a Clear Direct Input (CD) will not have a standard output pulse width.

DC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0 \ V$ (see Note 4)

			LIMITS											
SYMBOL	PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V			UNITS	TEMP	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
	Quiescent			20			40			80		MIN. 25°C	Cext/Rext = VDD	
	Power	ХC			160			300			600	μА	MAX	All other inputs
IDD	Supply				5			10			20		MIN. 25°C	at 0 V or V _{DD}
	Current			150			300			600	μΑ	MAX		


AC CHARACTERISTICS AND SET-UP REQUIREMENTS: VDD as shown, VSS = 0 V, TA = 25°C (See Note 3)

		LIMITS										
SYMBOL	PARAMETER	V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} ≈ 15 V		15 V	UNITS	TEST CONDITIONS
		MIN		MAX	MIN	TYP	MAX	MIN	TYP	MAX		
^t PLH	Propagation Delay, $\overline{l_0}$ to \overline{c}		205	335		90	130		60	104	ns	
ФНL			205	335		90	130		60	104	""	
^t PLH	_ I ₁ to Q		205	335		90	130		60	104		C_ = 50 pF, R _L =
^t PHL	Propagation Delay, I₁ to Q		205	335		90	130		60	104	ns	200 kΩ, Input Tran- sition Times ≤ 20 ns
^t PLH	Propagation Delay, $\overline{C_D}$ to \overline{C}		145	230		60	85		40	68	ns	$R_t = 5 k\Omega$ to 2 M Ω
^t PHL			145	230		60	85	i	40	68		Any C _t
t _{TLH}	Output Transition Time		70	135		32	70		22	45	ns	
^t THL			70	135		32	70		22	45		
t _{rec}	CD Recovery Time (Note 1)	-50	90		-20	-37		0	-25		ns	
₩o	To Minimum Pulse Width (LOW)	70	45		32	24		26	20		ns	
tw ^C D	I ₁ Minimum Pulse Width (HIGH)	70	45		32	24		26	20		nş	
twCD	CD Minimum Pulse Width	65	45		32	26		26	21		ns	
t _w Q	Q Minimum Output Pulse Width	300 500 200 400 150 300									ns	
		$R_t = 5 k\Omega$, $C_t = 15 pF$										
t _w Q	Q Output Pulse Width Change in Q Output Pulse Width		4.35 6.25 8 4 5.3 6.6 4 5 6 R ₊ = 10 kΩ, C ₊ = 1000 pF									
			±2 ±10								%	
Δt	over Temperature	T _A = -40°C to +85°C									~	
	Change in Q Output Pulse Width		±2	±4		±1	±2		±1	±2	%	
Δt	over V _{DD}		V _{DD} = 5 V ±.25 V V _{DD} = 10 V ±.25 V V _{DD} = 15 V ± 25 V									
t _s	Set-Up Time, CD to I0 or I1 (To prevent change in output)	20	5		-25	- 45		-25	- 35		ns	
Rt	External Timing Resistor Any VDD				5		2000				kΩ	
C _t	External Timing Capacitor No Limits					μF						

Notes:

- 1. The 4528B device does not retrigger if an additional trigger input occurs while the capacitor is discharging in response to the initial trigger
- an analysis of the second seco
- $\rm V_{SS}$ and all other inputs tied to either $\rm V_{DD}$ or $\rm V_{SS}$
- 6. It is recommended that Input Rise and Fall Times to Inputs To and I1 be less than 15 µs at VDD = 5V, 4 µs at VDD = 10V and 3 µs at VDD = 15V.

TYPICAL ELECTRICAL CHARACTERISTICS








FIGURE 1.

FIGURE 2.



Set up Time, $\overline{C_D}$ to $\overline{I_0}$ or I_1 , Recovery Time for $\overline{C_D}$ and Minimum $\overline{C_D}$ Pulse Width



Minimum To or I₁ Pulse Width and Minimum Output Pulse Width

NOTE Set-up Time and Recovery Time are shown as Positive values, but may specified as Negative values

APPLICATIONS

The 4528B Monostable Multivibrator has its pulse width determined by an externally supplied Resistor-Capacitor network. A two step procedure is suggested for determing the proper R₁C₁ combination (Equation 1) for a specific pulse width.

The first step is to choose a capacitor. Figure 1 shows pulse width versus resistor value with the capacitor value as the running parameter. A capacitor value is chosen so that the approximate resistor value is between 20 k Ω and 2 M Ω . Once the capacitor is determined, the timing constant (K) is found from Figure 3 for a specific V_{DD} . The resistor value is then determined from Equation 2. If the resistor value is less than 20 k Ω the timing constant should be increased by 20% and the resistor value re-calculated. The resistor must be larger than 5 k Ω .

No upper limit on the capacitor is required. If a large value of R_t and C_t are to be used the timing between pulses or duty cycle, must be sufficiently low that the capacitor fully charges to V_{DD} . Large capacitor values must be sufficiently low in leakage that the resistor value can supply the leakage of the capacitor and still charge the capacitor close to V_{DD} .

EXAMPLE:

Three pulse widths of 0.1, 1, and 10 ms are to be generated with the 4528B using a single capacitor.

From Figure 1 a capacitor value between 0.01 and .1 uF would be reasonable. A 0.022 µF capacitor is the only capacitor that is available.

The timing constant for a 0.022 μF at 10 V V $_{DD}$ is found from Figure 3 to be approximately 0.3.

The resistor values are then calculated:										
		Pulse Width	$\underline{R_t}$	<u>R</u> t						
		151.1 kΩ								
10 ms 1.51 MΩ										
The 1	The 15.1 $k\Omega$ is less than 20 $k\Omega$ so add 20% to the K value and recalculate									
Pulse Width Rt										
		0.1 ms	12.5 kΩ	K = .36						
Equat	ion 1:	$P.W. = KR_tC_t$								
Equat	ion 2:	P.W. = R _t								
	KC _t									
P.W. = Pulse Width (seconds)										
ĸ	K = Timing Constant									
Ct	Ct = Capacitance (Farads)									
Rt	R _t = Resistance (ohms)									




Fig. 3.