NEC

MOS INTEGRATED CIRCUIT
μPD4416001

16M-BIT CMOS FAST SRAM
16M-WORD BY 1-BIT

Description

The μPD4416001 is a high speed, low power, 16,777,216 bits (16,777,216 words by 1 bits) CMOS static RAM.

Operating supply voltage is 3.3 V ± 0.3 V.

The μPD4416001 is packaged in a 54-PIN PLASTIC TSOP (II).

Features

- 16,777,216 words by 1 bits
- Fast access time : 15, 17 ns (MAX.)
- Output Enable input for easy application

Ordering Information

	Part number	Package	Supply voltage	Access time	Supply current mA (MAX.)	
			V	ns (MAX.)	At operating	At standby
★	μPD4416001G5-A15-9JF	54-PIN PLASTIC TSOP (II)	3.3 ± 0.3	15	165	10
★	μPD4416001G5-A17-9JF	(10.16 mm (400))		17	160	

The mark ★ shows major revised points.

© NEC Corporation **1999**

Pin Configuration (Marking Side)

/xxx indicates active low signal.

**54-PIN PLASTIC TSOP (II) (10.16 mm (400))**

[μPD4416001G5−xxx−9JF]

Left pin	#		#	Right pin
NC	1		54	NC
Vcc	2		53	GND
NC	3		52	NC
NC	4		51	NC
GND	5		50	Vcc
NC	6		49	NC
A0	7		48	A23
A1	8		47	A22
A2	9		46	A21
A3	10		45	A20
A4	11		44	A19
A5	12		43	A18
/CS	13		42	/OE
Vcc	14		41	GND
/WE	15		40	IC
A6	16		39	A17
A7	17		38	A16
A8	18		37	A15
A9	19		36	A14
A10	20		35	A13
A11	21		34	A12
DIN	22		33	DOUT
Vcc	23		32	GND
NC	24		31	NC
NC	25		30	NC
GND	26		29	Vcc
NC	27		28	NC

A0 - A23	:	Address Inputs
DIN	:	Data Input
DOUT	:	Data Output
/CS	:	Chip Select
/WE	:	Write Enable
/OE	:	Output Enable
Vcc	:	Power supply
GND	:	Ground
NC	:	No connection
IC	:	Internal connection **Note**

Note Leave this pin connect to GND.

Remark Refer to **Package Drawing** for 1-pin index mark.

Block Diagram

Truth Table

/CS	/OE	/WE	Mode	I/O	Supply current
H	×	×	Not selected	High impedance	I_{SB}
L	L	H	Read	D_{OUT}	I_{CC}
L	×	L	Write	D_{IN}	
L	H	H	Output disable	High impedance	

Remark × : Don't care

Electrical Specifications

Absolute Maximum Ratings

	Parameter	Symbol	Condition	Rating	Unit
★	Supply voltage	V_{CC}		−0.5 **Note** to +4.0	V
★	Input / Output voltage	V_T		−0.5 **Note** to +4.0	V
	Operating ambient temperature	T_A		0 to 70	°C
	Storage temperature	T_{stg}		−55 to +125	°C

Note −2.0 V (MIN.) (pulse width : 2 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		V_{CC} + 0.3	V
Low level input voltage	V_{IL}		−0.3 **Note**		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Note −2.0 V (MIN.) (pulse width : 2 ns)

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

	Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Unit
	Input leakage current	I_{LI}	V_{IN} = 0 V to V_{CC}		−2		+2	μA
	Output leakage current	I_{LO}	V_{OUT} = 0 V to V_{CC}, /CS = V_{IH} or /OE = V_{IH} or /WE = V_{IL}		−2		+2	μA
★ ★	Operating supply current	I_{CC}	/CS = V_{IL}, I_{OUT} = 0 mA, Minimum cycle time	Cycle time : 15 ns			165	mA
				Cycle time : 17 ns			160	
	Standby supply current	I_{SB}	/CS = V_{IH}, V_{IN} = V_{IH} or V_{IL}, Minimum cycle time				80	mA
		I_{SB1}	/CS ≥ V_{CC} − 0.2 V, V_{IN} ≤ 0.2 V or V_{CC} − 0.2 V ≤ V_{IN}				10	
	High level output voltage	V_{OH}	I_{OH} = −4.0 mA		2.4			V
	Low level output voltage	V_{OL}	I_{OL} = +8.0 mA				0.4	V

Remark V_{IN} : Input voltage, V_{OUT} : Output voltage

Capacitance (T_A = 25 °C, f = 1 MHz)

| Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	V_{IN} = 0 V			6	pF
Input / Output capacitance	C_{OUT}	V_{OUT} = 0 V			8	pF

Remarks 1. V_{IN} : Input voltage, V_{OUT} : Output voltage

2. These parameters are periodically sampled and not 100% tested.

**AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)**

AC Test Conditions

LVTTL Interface

  Input Waveform (Rise and Fall Time ≤ 3 ns)

3.0 V

1.5 V ← Test Points → 1.5 V

GND

  Output Waveform

1.5 V ← Test Points → 1.5 V

  Output Load

AC characteristics directed with the note should be measured with the output load shown in Figure 1 or Figure 2.

Figure 1	**Figure 2**
(for t_{AA}, t_{ACS}, t_{OE}, t_{OH})	(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}, t_{OW})

Figure 1: V_{TT} = +1.5 V, 50 Ω, Z_O = 50 Ω, D_{OUT} (Output), 30 pF C_L

Figure 2: +3.3 V, 317 Ω, D_{OUT} (Output), 351 Ω, 5 pF C_L

Remark C_L includes capacitances of the probe and jig, and stray capacitances.

.

Read Cycle

Parameter	Symbol	-A15		-A17		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	15		17		ns	
Address access time	t_{AA}		15		17	ns	1
/CS access time	t_{ACS}		15		17	ns	
/OE access time	t_{OE}		7		8	ns	
Output hold from address change	t_{OH}	3		3		ns	
/CS to output in low impedance	t_{CLZ}	3		3		ns	2, 3
/OE to output in low impedance	t_{OLZ}	0		0		ns	
/CS to output in high impedance	t_{CHZ}		7		8	ns	
/OE to output hold in high impedance	t_{OHZ}		7		8	ns	

Notes 1. See the output load shown in **Figure 1**.

    2. Transition is measured at ±200 mV from steady-state voltage with the output load shown in **Figure 2**.

    3. These parameters are periodically sampled and not 100% tested.

Read Cycle Timing Chart 1 (Address Access)

Remarks 1. In read cycle, /WE should be fixed to high level.

    2. /CS = /OE = V_{IL}

Read Cycle Timing Chart 2 (/CS Access)

Caution   Address valid prior to or coincident with /CS low level input.

Remark   In read cycle, /WE should be fixed to high level.

Write Cycle

Parameter	Symbol	-A15		-A17		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	t_{WC}	15		17		ns	
/CS to end of write	t_{CW}	10		11		ns	
Address valid to end of write	t_{AW}	10		11		ns	
Write pulse width	t_{WP}	10		11		ns	
Data valid to end of write	t_{DW}	7		8		ns	
Data hold time	t_{DH}	0		0		ns	
Address setup time	t_{AS}	0		0		ns	
Write recovery time	t_{WR}	1		1		ns	
/WE to output in high impedance	t_{WHZ}		7		8	ns	1, 2
Output active from end of write	t_{OW}	3		3		ns	

Notes 1. Transition is measured at ± 200 mV from steady-state voltage with the output load shown in **Figure 2**.

   2. These parameters are periodically sampled and not 100% tested.

Write Cycle Timing Chart 1 (/WE Controlled)

Cautions 1. /CS or /WE should be fixed to high level during address transition.

★ **2. Do not input data to the I/O pins while they are in the output state.**

Remarks 1. Write operation is done during the overlap time of a low level /CS, a low level /WE.

   2. During t_{WHZ}, D$_{OUT}$ pins are in the output state, therefore the input signals of opposite phase to the output must not be applied.

   3. When /WE is at low level, the D$_{OUT}$ pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the D$_{OUT}$ pins high impedance.

Write Cycle Timing Chart 2 (/CS Controlled)

Cautions 1. /CS or /WE should be fixed to high level during address transition.

★   **2. Do not input data to the I/O pins while they are in the output state.**

Remark Write operation is done during the overlap time of a low level /CS and a low level /WE.

Package Drawing

54-PIN PLASTIC TSOP (Ⅱ) (10.16 mm (400))

detail of lead end

NOTES

1. Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

2. Dimension "A" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

ITEM	MILLIMETERS
A	22.22±0.05
B	0.91 MAX.
C	0.80 (T.P.)
D	$0.32^{+0.08}_{-0.07}$
E	0.10±0.05
F	1.1±0.1
G	1.00
H	11.76±0.20
I	10.16±0.10
J	0.80±0.20
K	$0.145^{+0.025}_{-0.015}$
L	0.50±0.10
M	0.13
N	0.10
P	$3^{\circ}{}^{+7^{\circ}}_{-3^{\circ}}$

S54G5-80-9JF-2

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the *μ*PD4416001.

Type of Surface Mount Device

*μ*PD4416001 : 54-PIN PLASTIC TSOP (II) (10.16 mm (400))

NOTES FOR CMOS DEVICES

① **PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② **HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ **STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.