1 M High Speed SRAM (128-kword  $\times$  9-bit)

# **HITACHI**

ADE-203-738A (Z) Preliminary Rev. 0.1 Nov. 1997

#### **Description**

The HM629127HB is an asynchronous high speed static RAM organized as 128-k word  $\times$  9-bit. It realize high speed access time (15/20 ns) with employing 0.8  $\mu$ m shrink CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. The HM629127HB is packaged in 400-mil 36-pin SOJ for high density surface mounting.


#### **Features**

- Single 5 V supply
- Access time 15/20 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- 400-mil 36-pin SOJ package
- Center V<sub>CC</sub> and V<sub>SS</sub> type pinout

#### **Ordering Information**

Type No.	Access time	Package
HM629127HBJP-15	15 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM629127HBJP-20	20 ns	
HM629127HBLJP-15	15 ns	
HM629127HBLJP-20	20 ns	


### Pin Arrangement



### **Pin Description**

Pin name	Function
A0 to A16	Address input
I/O1 to I/O9	Data input/output
CS	Chip select
ŌĒ	Output enable
WE	Write enable
V <sub>cc</sub>	Power supply
$\overline{V_{\mathtt{SS}}}$	Ground
NC	No connection

## **Block Diagram**



#### **Function Table**

CS	ΘE	WE	Mode	V <sub>cc</sub> current	I/O	Ref. cycle
Н	×	×	Standby	$I_{SB}, I_{SB1}$	High-Z	_
L	Н	Н	Output disable	I <sub>cc</sub>	High-Z	_
L	L	Н	Read	I <sub>cc</sub>	Dout	Read cycle (1) to (3)
L	Н	L	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: x: H or L

### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	
Supply voltage relative to V <sub>ss</sub>	V <sub>cc</sub>	-0.5 to +7.0	V	
Voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	-0.5*1 to V <sub>cc</sub> +0.5	V	
Power dissipation	P <sub>T</sub>	1.0*2/1.5*3	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	
Storage temperature under bias	Tbias	-10 to +85	°C	

Notes: 1.  $V_T$  min = -2.5 V for pulse width (under shoot)  $\leq$  10 ns

2. At still air condition

3. At air flow  $\geq 1.0$  m/s

### **Recommended DC Operating Conditions** ( $Ta = 0 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub> *2	4.5	5.0	5.5	V
	V <sub>SS</sub> *3	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	_	V <sub>cc</sub> + 0.5	V
	V <sub>IL</sub>	-0.5* <sup>1</sup>	_	0.8	V

Notes: 1.  $V_{IL}$  min = -2.0 V for pulse width (under shoot)  $\leq$  10 ns

- 2. The supply voltage with all  $\rm V_{\rm cc}$  pins must be on the same level.
- 3. The supply voltage with all  $\ensuremath{V_{\text{SS}}}$  pins must be on the same level.

## **DC Characteristics** (Ta = 0 to +70°C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ )

Parameter		Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions
Input leakage current		II <sub>LI</sub> I	_	_	2	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current		II <sub>LO</sub> I	_	_	2	μΑ	$Vin = V_{SS} to V_{CC}$
Operation power supply current	15 ns cycle	e I <sub>cc</sub>	_	120	180	mA	$\overline{CS} = V_{IL}$ , lout = 0 mA Other inputs = $V_{IH}/V_{IL}$
	20 ns cycle	e I <sub>cc</sub>	_	100	150		
Standby power supply current	15 ns cycle	e I <sub>sв</sub>	_	55	100	mA	$\overline{\text{CS}} = V_{\text{IH}},$ Other inputs = $V_{\text{IH}}/V_{\text{IL}}$
	20 ns cycle	e I <sub>SB</sub>	_	45	80		
		I <sub>SB1</sub>	_	_	2	mA	$V_{cc} \ge \overline{CS} \ge V_{cc} - 0.2 \text{ V},$ (1) $0 \text{ V} \le \text{Vin} \le 0.2 \text{ V} \text{ or}$ (2) $V_{cc} \ge \text{Vin} \ge V_{cc} - 0.2 \text{ V}$
			*2	*2	0.2*2	_	
Output voltage		V <sub>oL</sub>	_	_	0.4	٧	I <sub>OL</sub> = 8 mA
		$V_{\text{OH}}$	2.4	_		V	$I_{OH} = -4 \text{ mA}$

Notes: 1. Typical values are at  $V_{cc}$  = 5.0 V, Ta = +25°C and not guaranteed.

2. This characteristics is guaranteed only for L-version.

### Capacitance (Ta = +25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	_	6	рF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	_	_	8	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

**AC Characteristics** (Ta = 0 to +70°C,  $V_{CC}$  = 5V ± 10%, unless otherwise noted.)


#### **Test Conditions**

• Input pulse levels: 0 V to 3.0 V

• Input rise and fall time: 3 ns

• Input and output timing reference levels: 1.5V

• Output load: See figures (Including scope and jig)



### **Read Cycle**

		HM629	HM629127HB-15		HM629127HB-20		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	15	_	20	_	ns	
Address access time	t <sub>AA</sub>	_	15	_	20	ns	
Chip select access time	t <sub>ACS</sub>		15		20	ns	
Output enable to output valid	t <sub>oe</sub>	_	8		10	ns	
Output hold from address change	t <sub>oн</sub>	5	_	5		ns	
Chip select to output in low-Z	t <sub>cLZ</sub>	3	_	3	_	ns	1
Output enable to output in low-Z	t <sub>oLZ</sub>	1	_	1	_	ns	1
Chip deselect to output in high-Z	t <sub>cHZ</sub>	_	7	_	7	ns	1
Output disable to output in high-Z	t <sub>oHZ</sub>		7	_	7	ns	1
Chip selection to power up time	t <sub>PU</sub>	0	_	0		ns	
Chip selection to power down time	t <sub>PD</sub>	_	15	_	20	ns	

#### Write Cycle


		HM629	127HB-15	HM629	127HB-20		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	15	_	20	_	ns	
Address valid to end of write	t <sub>AW</sub>	12	_	15	_	ns	
Chip select to end of write	t <sub>cw</sub>	10	_	12	_	ns	9
Write pulse width	t <sub>wP</sub>	10	_	12	_	ns	8
Address setup time	t <sub>AS</sub>	0	_	0	_	ns	6
Write recovery time	t <sub>wa</sub>	0	_	0	_	ns	7
Data to write time overlap	t <sub>DW</sub>	8	_	10	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	0	_	ns	
Write disable to output in low-Z	t <sub>ow</sub>	3	_	3	_	ns	1
Output disable to output in high-Z	t <sub>oHZ</sub>	_	7	_	7	ns	1
Write enable to output in high-Z	t <sub>wHZ</sub>	_	7	_	7	ns	1

Note: 1. Transition is measured ±200 mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.


- 2. Address should be valid prior to or coincident with  $\overline{CS}$  transition low.
- 3. WE and/or CS must be high during address transition time.
- 4. If  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
- 5. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, output remains a high impedance state.
- 6.  $t_{AS}$  is measured from the latest address transition to the later of  $\overline{CS}$  or  $\overline{WE}$  going low.
- 7.  $t_{WB}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the first address transition.
- 8. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  going low and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS}$  going high and  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
- 9.  $t_{cw}$  is measured from the later of  $\overline{CS}$  going low to the end of write.

### **Timing Waveforms**


Read Timing Waveform (1)  $(\overline{WE} = V_{IH})$ 




Read Timing Waveform (2)  $(\overline{WE} = V_{IH}, \overline{CS} = V_{IL}, \overline{OE} = V_{IL})$ 




## Read Timing Waveform (3) $(\overline{WE}=V_{IH},\,\overline{CS}=V_{IL},\,\overline{OE}=V_{IL})^{*2}$



### Write Timing Waveform (1) (WE Controlled)



### Write Timing Waveform (2) (CS Controlled)




Low  $V_{CC}$  Data Retention Characteristics (Ta = 0 to 70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
V <sub>cc</sub> for data retention	$V_{DR}$	2.0	_	_	V	$V_{cc} \ge \overline{CS} \ge V_{cc} - 0.2 \text{ V}$ (1) 0 V \le Vin \le 0.2 V or (2) $V_{cc} \ge Vin \ge V_{cc} - 0.2 \text{ V}$
Data retention current	I <sub>CCDR</sub>	_	2	80	μА	$V_{cc} = 3 \text{ V}, V_{cc} \ge \overline{CS} \ge V_{cc} - 0.2 \text{ V}$ (1) $0 \text{ V} \le \text{Vin} \le 0.2 \text{ V or}$ (2) $V_{cc} \ge \text{Vin} \ge V_{cc} - 0.2 \text{ V}$
Chip deselect to data retention time	t <sub>cdr</sub>	0	_	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	5	_	_	ms	

Note: 1. Typical values are at  $V_{cc} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$ , and not guaranteed.

### Low $V_{\text{CC}}$ Data Retention Timing Waveform



### **Package Dimensions**

#### HM629127HBJP/HBLJP Series (CP-36D)

