



# VND5050AJ-E

# VND5050AK-E

Double channel high side driver with analog current sense  
for automotive applications

## Features

### General

Max supply voltage	V <sub>CC</sub>	41V
Operating voltage range	V <sub>CC</sub>	4.5 to 36V
Max On-State resistance (per ch.)	R <sub>ON</sub>	50 mΩ
Current limitation (typ)	I <sub>LIMH</sub>	18 A
Off state supply current	I <sub>S</sub>	2 μA <sup>(*)</sup>

(\*) Typical value with all loads connected

### Application

- All types of resistive, inductive and capacitive loads
- Suitable as LED driver

### Main

- Inrush current active management by power limitation
- Very low stand-by current
- 3.0V CMOS compatible input
- Optimized electromagnetic emission
- Very low electromagnetic susceptibility
- In compliance with the 2002/95/ec european directive

### Diagnostic Functions

- Proportional load current sense
- High current sense precision for wide range currents
- Current sense disable
- Thermal shutdown indication
- Very low current sense leakage

### Protections

- Undervoltage shut-down
- Overvoltage clamp
- Load current limitation

### Order codes



- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V<sub>CC</sub>
- Thermal shut down
- Reverse battery protection (see [Figure 24](#))
- Electrostatic discharge protection

### Description

The VND5050AJ-E, VND5050AK-E is a monolithic device made using STMicroelectronics VIPower M0-5 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active V<sub>CC</sub> pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

This device integrates an analog current sense which delivers a current proportional to the load current (according to a known ratio) when CS\_DIS is driven low or left open.

When CS\_DIS is driven high, the CURRENT SENSE pin is in a high impedance condition.

Output current limitation protects the device in overload condition. In case of long overload duration, the device limits the dissipated power to safe level up to thermal shut-down intervention. Thermal shut-down with automatic restart allows the device to recover normal operation as soon as fault condition disappears..

### Table of Contents


Package	Part number (Tube)	Part number (Tape & Reel)
PowerSSO-12	VND5050AJ-E	VND5050AJTR-E
PowerSSO-24	VND5050AK-E	VND5050AKTR-E

## Contents

<b>1</b>	<b>Block diagram and pin description</b>	<b>3</b>
<b>2</b>	<b>Electrical specifications</b>	<b>4</b>
2.1	Absolute Maximum Ratings	4
2.2	Thermal Data	5
2.3	Electrical Characteristics	5
2.4	Electrical characteristics curves	12
<b>3</b>	<b>Application information</b>	<b>15</b>
3.1	GND protection network against reverse battery	15
3.1.1	Solution 1:	15
3.1.2	Solution 2:	16
3.2	Load dump protection	16
3.3	$\mu$ C I/Os protection:	16
<b>4</b>	<b>Package and PCB thermal data</b>	<b>17</b>
4.1	PowerSSO-12 thermal data	17
4.2	PowerSSO-24 thermal data	19
<b>5</b>	<b>Package information</b>	<b>21</b>
5.1	Package Mechanical	21
5.2	Packing information	23
<b>6</b>	<b>Revision history</b>	<b>25</b>

# 1 Block diagram and pin description


**Figure 1. Block Diagram**



**Table 1. Pin Function**


Name	Function
V <sub>CC</sub>	Battery connection
OUTPUT <sub>1,2</sub>	Power output
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network
INPUT <sub>1,2</sub>	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state
CURRENT SENSE <sub>1,2</sub>	Analog current sense pin, delivers a current proportional to the load current
CS_DIS	Active high CMOS compatible pin, to disable the current sense pin

**Figure 2. Configuration diagram (top view) & suggested connections for unused and n.c. pins**



## 2 Electrical specifications

**Figure 3. Current and Voltage Conventions**



### 2.1 Absolute Maximum Ratings

**Table 2. Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	41	V
$-V_{CC}$	Reverse DC supply voltage	0.3	V
$-I_{GND}$	DC reverse ground pin current	200	mA
$I_{OUT}$	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	12	A
$I_{IN}$	DC input current	-1 to 10	mA
$I_{CSD}$	DC current sense disable input current	-1 to 10	mA
$-I_{CSENSE}$	DC Reverse CS pin current	200	mA
$V_{CSENSE}$	Current sense maximum voltage	$V_{CC}-41$ $+V_{CC}$	V V
$E_{MAX}$	Maximum switching energy ( $L=1.5mH$ ; $R_L=0\Omega$ ; $V_{bat}=13.5V$ ; $T_{jstart}=150^\circ C$ ; $I_{OUT} = I_{limL}(Typ.)$ )	51	mJ
$V_{ESD}$	Electrostatic Discharge (Human Body Model: $R=1.5K\Omega$ ; $C=100pF$ )	4000	V
	- INPUT	2000	V
	- CURRENT SENSE	4000	V
	- CS_DIS	5000	V
	- OUTPUT	5000	V
	- $V_{CC}$	5000	V
$V_{ESD}$	Charge device model (CDM-AEC-Q100-011)	750	V
$T_j$	Junction operating temperature	-40 to 150	°C
$T_{stg}$	Storage temperature	-55 to 150	°C

## 2.2 Thermal Data

**Table 3.** Thermal Data

Symbol	Parameter	Value		Unit
		PowerSSO-12	PowerSSO-24	
R <sub>thj-case</sub>	Thermal resistance junction-case (Max.) (with one channel ON)	2.7	2.7	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (Max.)	See <a href="#">Figure 26</a>	See <a href="#">Figure 30</a>	°C/W

## 2.3 Electrical Characteristics

8V < V<sub>CC</sub> < 36V; -40°C < T<sub>j</sub> < 150°C, unless otherwise specified.

**Table 4.** Power section

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		4.5	13	36	V
V <sub>USD</sub>	Undervoltage shutdown			3.5	4.5	V
V <sub>USDhyst</sub>	Undervoltage shut-down hysteresis			0.5		V
R <sub>ON</sub>	On state resistance <sup>(2)</sup>	I <sub>OUT</sub> =2A; T <sub>j</sub> =25°C I <sub>OUT</sub> =2A; T <sub>j</sub> =150°C I <sub>OUT</sub> =2A; V <sub>CC</sub> =5V; T <sub>j</sub> =25°C			50 100 65	mΩ mΩ mΩ
V <sub>clamp</sub>	Clamp Voltage	I <sub>S</sub> =20mA	41	46	52	V
I <sub>S</sub>	Supply current	Off State; V <sub>CC</sub> =13V; T <sub>j</sub> =25°C; V <sub>IN</sub> =V <sub>OUT</sub> =V <sub>SENSE</sub> =V <sub>CSD</sub> =0V On State; V <sub>CC</sub> =13V; V <sub>IN</sub> =5V; I <sub>OUT</sub> =0A		2 <sup>(1)</sup> 3	5 <sup>(1)</sup> 6	µA mA
I <sub>L(off)</sub>	Off state output current <sup>(2)</sup>	V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =25°C V <sub>IN</sub> =V <sub>OUT</sub> =0V; V <sub>CC</sub> =13V; T <sub>j</sub> =125°C	0 0	0.01	3 5	µA
V <sub>F</sub>	Output - V <sub>CC</sub> diode voltage <sup>(2)</sup>	-I <sub>OUT</sub> =4A; T <sub>j</sub> =150°C			0.7	V

(1) PowerMOS leakage included.

(2) For each channel

**Table 5.** Switching (V<sub>CC</sub>=13V)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	R <sub>L</sub> =6.5Ω (see <a href="#">Figure 6</a> )		25		µs
t <sub>d(off)</sub>	Turn-off delay time	R <sub>L</sub> =6.5Ω (see <a href="#">Figure 6</a> )		35		µs
dV <sub>OUT</sub> /dt <sub>(on)</sub>	Turn-on voltage slope	R <sub>L</sub> =6.5Ω		see <a href="#">Figure 19</a>		V/µs
dV <sub>OUT</sub> /dt <sub>(off)</sub>	Turn-off voltage slope	R <sub>L</sub> =6.5Ω		see <a href="#">Figure 20</a>		V/µs
W <sub>ON</sub>	Switching energy losses during t <sub>won</sub>	R <sub>L</sub> =6.5Ω (see <a href="#">Figure 6</a> )		0.24		mJ
W <sub>OFF</sub>	Switching energy losses during t <sub>woff</sub>	R <sub>L</sub> =6.5Ω (see <a href="#">Figure 6</a> )		0.2		mJ

**Table 6. Logic input**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IL}$	Input low level voltage				0.9	V
$I_{IL}$	Low level input current	$V_{IN}=0.9V$	1			$\mu A$
$V_{IH}$	Input high level voltage		2.1			V
$I_{IH}$	High level input current	$V_{IN}=2.1V$			10	$\mu A$
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
$V_{ICL}$	Input clamp voltage	$I_{IN}=1mA$ $I_{IN}=-1mA$	5.5	-0.7	7	V V
$V_{CSDL}$	CS_DIS low level voltage				0.9	V
$I_{CSDL}$	Low level CS_DIS current	$V_{CSD}=0.9V$	1			$\mu A$
$V_{CSDH}$	CS_DIS high level voltage		2.1			V
$I_{CSDH}$	High level CS_DIS current	$V_{CSD}=2.1V$			10	$\mu A$
$V_{CSD(hyst)}$	CS_DIS hysteresis voltage		0.25			V
$V_{CSCL}$	CS_DIS clamp voltage	$I_{CSD}=1mA$ $I_{CSD}=-1mA$	5.5	-0.7	7	V V



**Table 7. Protections and Diagnostics (1)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{limH}$	DC Short circuit current	$V_{CC}=13V$ $5V < V_{CC} < 36V$	12	18	24	A A
$I_{limL}$	Short circuit current during thermal cycling	$V_{CC}=13V$ $T_R < T_j < T_{TSD}$		7		A
$T_{TSD}$	Shutdown temperature		150	175	200	°C
$T_R$	Reset temperature		$T_{RS} + 1$	$T_{RS} + 5$		°C
$T_{RS}$	Thermal reset of STATUS		135			°C
$T_{HYST}$	Thermal hysteresis ( $T_{TSD}-T_R$ )			7		°C
$V_{DEMAG}$	Turn-off output voltage clamp	$I_{OUT}=2A$ ; $V_{IN}=0$ ; $L=6mH$	$V_{CC}-41$	$V_{CC}-46$	$V_{CC}-52$	V
$V_{ON}$	Output voltage drop limitation	$I_{OUT}=0.1A$ ; $T_j = -40^{\circ}C \dots +150^{\circ}C$ (see <a href="#">Figure 7</a> )		25		mV

(1) To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

**Table 8. Current Sense (8V<V<sub>CC</sub><16V)**



Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
K <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> =0.05A; V <sub>SENSE</sub> =0.5V; V <sub>CSD</sub> =0V; T <sub>j</sub> = -40°C...150°C	1270	2360	3450	
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> =1A; V <sub>SENSE</sub> =0.5V; V <sub>CSD</sub> =0V; T <sub>j</sub> = -40°C T <sub>j</sub> = 25°C...150°C	1470 1570	2020 2020	2610 2470	
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> =2A; V <sub>SENSE</sub> =4V; V <sub>CSD</sub> =0V; T <sub>j</sub> = -40°C T <sub>j</sub> = 25°C...150°C	1740 1790	2020 2020	2320 2250	
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> =4A; V <sub>SENSE</sub> =4V; V <sub>CSD</sub> =0V; T <sub>j</sub> = -40°C T <sub>j</sub> = 25°C...150°C	1880 1900	2010 2010	2160 2120	
I <sub>SENSE0</sub>	Analog sense leakage current	I <sub>OUT</sub> =0A; V <sub>SENSE</sub> =0V; V <sub>CSD</sub> =5V; V <sub>IN</sub> =0V; T <sub>j</sub> = -40°C...150°C V <sub>CSD</sub> =0V; V <sub>IN</sub> =5V; T <sub>j</sub> = -40°C...150°C	0 0		1 2	μA μA
		I <sub>OUT</sub> =2A; V <sub>SENSE</sub> =0V; V <sub>CSD</sub> =5V; V <sub>IN</sub> =5V; T <sub>j</sub> = -40°C...150°C	0		1	μA
V <sub>SENSE</sub>	Max analog sense output voltage	I <sub>OUT</sub> =4A; V <sub>CSD</sub> =0V	5			V
V <sub>SENSEH</sub>	Analog sense output voltage in overtemperature condition	V <sub>CC</sub> =13V; R <sub>SENSE</sub> =10KΩ		9		V
I <sub>SENSEH</sub>	Analog sense output current in overtemperature condition	V <sub>CC</sub> =13V; V <sub>SENSE</sub> =5V		8		mA
t <sub>DSENSE1H</sub>	Delay Response time from falling edge of CS_DIS pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>OUT</sub> <4A I <sub>SENSE</sub> =90% of I <sub>SENSE</sub> max (see <a href="#">Figure 4</a> )		50	100	μs
t <sub>DSENSE1L</sub>	Delay Response time from rising edge of CS_DIS pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>OUT</sub> <4A I <sub>SENSE</sub> =10% of I <sub>SENSE</sub> max (see <a href="#">Figure 4</a> )		5	20	μs
t <sub>DSENSE2H</sub>	Delay Response time from rising edge of INPUT pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>OUT</sub> <4A I <sub>SENSE</sub> =90% of I <sub>SENSE</sub> max (see <a href="#">Figure 4</a> )		80	300	μs
t <sub>DSENSE2L</sub>	Delay Response time from falling edge of INPUT pin	V <sub>SENSE</sub> <4V, 0.5A<I <sub>OUT</sub> <4A I <sub>SENSE</sub> =10% of I <sub>SENSE</sub> max (see <a href="#">Figure 4</a> )		100	250	μs

**Figure 4. Current Sense Delay Characteristics****Figure 5.  $I_{OUT}/I_{SENSE}$  Vs.  $I_{OUT}$  (see [Table 8](#) for details)**

**Table 9. Truth table**

CONDITIONS	INPUT	OUTPUT	SENSE ( $V_{CSD}=0V$ ) <sup>(1)</sup>
Normal operation	L	L	0
	H	H	Nominal
Overtemperature	L	L	0
	H	L	$V_{SENSEH}$
Undervoltage	L	L	0
	H	L	0
Short circuit to GND ( $R_{SC} \leq 10 m\Omega$ )	L	L	0
	H	L	0 if $T_j < T_{TSD}$
	H	L	$V_{SENSEH}$ if $T_j > T_{TSD}$
Short circuit to $V_{CC}$	L	H	0
	H	H	< Nominal
Negative output voltage clamp	L	L	0

(1) If the  $V_{CSD}$  is high, the SENSE output is at a high impedance, its potential depends on leakage currents and external circuit.

**Figure 6. Switching characteristics****Figure 7. Output Voltage Drop Limitation**


**Table 10. Electrical Transient Requirements**

ISO 7637-2: 2004(E) Test Pulse	TEST LEVELS		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and Impedance
	III	IV		0.5 s	5 s	
1	-75V	-100V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37V	+50V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100V	-150V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75V	+100V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6V	-7V	1 pulse			100 ms, 0.01 Ω
5b <sup>(1)</sup>	+40V	+40V	1 pulse			400 ms, 2 Ω

ISO 7637-2: 2004(E) Test Pulse	TEST LEVEL RESULTS	
	III	IV
1	C	C
2a	C	C
3a	C	C
3b	C	C
4	C	C
5b <sup>(1)</sup>	C	C


CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

(1) For load dump exceeding the above value a centralized suppressor must be adopted.


**Figure 8. Waveforms**

## 2.4 Electrical characteristics curves


**Figure 9. Off State Output Current**




**Figure 11. Input Clamp Voltage**




**Figure 13. Input Low Level**




**Figure 10. High Level Input Current**












**Figure 12. Input High Level**



**Figure 14. Input Hysteresis Voltage**




**Figure 15. On State Resistance Vs.  $T_{case}$** **Figure 17. Undervoltage Shutdown****Figure 19. Turn-on Voltage Slope****Figure 16. On State Resistance Vs.  $V_{CC}$** **Figure 18.  $I_{LIMH}$  Vs.  $T_{case}$** **Figure 20. Turn-off Voltage Slope**

**Figure 21. STAT\_DIS Clamp Voltage****Figure 22. Low Level STAT\_DIS Voltage****Figure 23. High Level STAT\_DIS Voltage**

### 3 Application information

**Figure 24. Application schematic**



#### 3.1 GND protection network against reverse battery

##### 3.1.1 Solution 1:

Resistor in the ground line ( $R_{GND}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{GND}$  resistor.

1.  $R_{GND} \leq 600\text{mV} / (I_{S(on)\text{max}})$ .
2.  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC}<0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)\text{max}}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)\text{max}} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

### 3.1.2 Solution 2:

A diode ( $D_{GND}$ ) in the ground line.

A resistor ( $R_{GND}=1k\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift ( $\approx 600mV$ ) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

## 3.2 Load dump protection

$D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds the  $V_{CC}$  max DC rating. The same applies if the device is subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

## 3.3 $\mu$ C I/Os protection:

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the  $\mu$ C I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of  $\mu$ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of  $\mu$ C I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak} = -100V$  and  $I_{latchup} \geq 20mA$ ;  $V_{OH\mu C} \geq 4.5V$


$$5k\Omega \leq R_{prot} \leq 180k\Omega$$

Recommended values:  $R_{prot} = 10k\Omega$ ,  $C_{EXT} = 10nF$ .

## 4 Package and PCB thermal data


### 4.1 PowerSSO-12 thermal data

**Figure 25. PowerSSO-12 PC Board**




Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm, PCB thickness=1.6mm, Cu thickness=70 $\mu$ m (front and back side), Copper areas: from minimum pad lay-out to 8cm<sup>2</sup>).

**Figure 26.  $R_{thj\_amb}$  Vs. PCB copper area in open box free air condition**



**Figure 27. PowerSSO-12 Thermal Impedance Junction Ambient Single Pulse**




#### Pulse Calculation Formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$


where  $\delta = t_p/T$

Figure 28. Thermal Fitting Model of a Double Channel HSD in PowerSSO-12




## 4.2 PowerSSO-24 thermal data


**Figure 29.** PowerSSO-24 PC Board



**Figure 30.**  $R_{thj\text{-amb}}$  Vs. PCB copper area in open box free air condition



**Figure 31.** PowerSSO-24 Thermal Impedance Junction Ambient Single Pulse




### Pulse Calculation Formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

Figure 32. Thermal Fitting Model of a Single Channel HSD in PowerSSO-12




## 5 Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com).


### 5.1 Package Mechanical

**Figure 33. PowerSSO-12™ Package Dimensions**



**Table 11. PowerSSO-12™ Mechanical Data**


Symbol	millimeters		
	Min	Typ	Max
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
B	0.230		0.410
C	0.190		0.250
D	4.800		5.000
E	3.800		4.000
e		0.800	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
X	1.900		2.500
Y	3.600		4.200
ddd			0.100

**Figure 34. PowerSSO-24™ Package Dimensions****Table 12. PowerSSO-24™ Mechanical Data**

Symbol	millimeters		
	Min	Typ	Max
A	2.15		2.47
A2	2.15		2.40
a1	0		0.075
b	0.33		0.51
c	0.23		0.32
D	10.10		10.50
E	7.4		7.6
e		0.8	
e3		8.8	
G			0.1
G1			0.06
H	10.1		10.5
h			0.4
L	0.55		0.85
N			10deg
X	4.1		4.7
Y	6.5		7.1

## 5.2 Packing information

**Figure 35. PowerSSO-12 Tube Shipment (No Suffix)**



**Figure 36. PowerSSO-12 Tape And Reel Shipment (Suffix “TR”)**






Figure 37. PowerSSO-24 Tube Shipment (No Suffix)



<b>Base Q.ty</b>	49
<b>Bulk Q.ty</b>	1225
<b>Tube length (<math>\pm 0.5</math>)</b>	532
<b>A</b>	3.5
<b>B</b>	13.8
<b>C (<math>\pm 0.1</math>)</b>	0.6

All dimensions are in mm.

Figure 38. PowerSSO-24 Tape And Reel Shipment (Suffix "TR")



### REEL DIMENSIONS




<b>Base Q.ty</b>	1000
<b>Bulk Q.ty</b>	1000
<b>A (max)</b>	330
<b>B (min)</b>	1.5
<b>C (<math>\pm 0.2</math>)</b>	13
<b>F</b>	20.2
<b>G (+ 2 / -0)</b>	24.4
<b>N (min)</b>	100
<b>T (max)</b>	30.4

### TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

<b>Tape width</b>	<b>W</b>	24
<b>Tape Hole Spacing</b>	<b>P0 (<math>\pm 0.1</math>)</b>	4
<b>Component Spacing</b>	<b>P</b>	12
<b>Hole Diameter</b>	<b>D (<math>\pm 0.05</math>)</b>	1.55
<b>Hole Diameter</b>	<b>D1 (min)</b>	1.5
<b>Hole Position</b>	<b>F (<math>\pm 0.1</math>)</b>	11.5
<b>Compartment Depth</b>	<b>K (max)</b>	2.85
<b>Hole Spacing</b>	<b>P1 (<math>\pm 0.1</math>)</b>	2

All dimensions are in mm.

## 6 Revision history

**Table 13. Document revision history**

Date	Revision	Changes
30-Mar-2006	1	Initial release.
14-Apr-2006	2	PowerSSO-24 dimensions table update.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)