

# **Darlington Transistor NPN Silicon**

# **MAXIMUM RATINGS**


Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V <sub>CEO</sub>	40	Vdc
Collector-Base Voltage	$V_{CBO}$	40	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	12	Vdc
Collector Current — Continuous	I <sub>C</sub>	500	mAdc


#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR–5 Board <sup>(1)</sup> $T_{\Delta} = 25^{\circ}C$	$P_{D}$	225	mW
Derate above 25°C		1.8	mW/°C
Thermal Resistance, Junction to Ambient	$R_{ heta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate, (2) T <sub>A</sub> = 25°C	P <sub>D</sub>	300	mW
Derate above 25°C		2.4	mW/°C
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	417	°C/W
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

# **MMBT6427LT1**

**ON Semiconductor Preferred Device** 





# **DEVICE MARKING**

MMBT6427LT1 = 1V

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Breakdown Voltage (I <sub>C</sub> = 10 mAdc, V <sub>BE</sub> = 0)	V <sub>(BR)CEO</sub>	40	_	Vdc
Collector–Base Breakdown Voltage ( $I_C = 100 \mu Adc, I_E = 0$ )	V <sub>(BR)CBO</sub>	40	_	Vdc
Emitter–Base Breakdown Voltage ( $I_C = 10 \mu Adc, I_C = 0$ )	V <sub>(BR)EBO</sub>	12	_	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 25 Vdc, I <sub>B</sub> = 0)	I <sub>CES</sub>	_	1.0	μAdc
Collector Cutoff Current (V <sub>CB</sub> = 30 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	_	50	nAdc
Emitter Cutoff Current $(V_{EB} = 10 \text{ Vdc}, I_C = 0)$	I <sub>EBO</sub>	_	50	nAdc


- 1. FR-5 =  $1.0 \times 0.75 \times 0.062$  in.
- 2. Alumina =  $0.4 \times 0.3 \times 0.024$  in. 99.5% alumina.

Preferred devices are ON Semiconductor recommended choices for future use and best overall value.

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS	•			
DC Current Gain $ \begin{aligned} &(I_C = 10 \text{ mAdc}, \ V_{CE} = 5.0 \text{ Vdc}) \\ &(I_C = 100 \text{ mAdc}, \ V_{CE} = 5.0 \text{ Vdc}) \\ &(I_C = 500 \text{ mAdc}, \ V_{CE} = 5.0 \text{ Vdc}) \end{aligned} $	h <sub>FE</sub>	10,000 20,000 14,000	100,000 200,000 140,000	
Collector–Emitter Saturation Voltage ( $I_C = 50 \text{ mAdc}$ , $I_B = 0.5 \text{ mAdc}$ ) ( $I_C = 500 \text{ mAdc}$ , $I_B = 0.5 \text{ mAdc}$ )	V <sub>CE(sat)</sub> (3)	_	1.2 1.5	Vdc
Base–Emitter Saturation Voltage (I <sub>C</sub> = 500 mAdc, I <sub>B</sub> = 0.5 mAdc)	V <sub>BE(sat)</sub>	_	2.0	Vdc
Base–Emitter On Voltage (I <sub>C</sub> = 50 mAdc, V <sub>CE</sub> = 5.0 Vdc)	V <sub>BE(on)</sub>	_	1.75	Vdc
SMALL-SIGNAL CHARACTERISTICS	·			
Output Capacitance $(V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz})$	C <sub>obo</sub>	_	7.0	pF
Input Capacitance (V <sub>EB</sub> = 0.5 Vdc, I <sub>C</sub> = 0, f = 1.0 MHz)	C <sub>ibo</sub>	_	15	pF
CurrentGain — High Frequency (I <sub>C</sub> = 10 mAdc, V <sub>CE</sub> = 5.0 Vdc, f = 100 MHz)	h <sub>fe</sub>	1.3	_	Vdc
Noise Figure (I <sub>C</sub> = 1.0 mAdc, $V_{CE}$ = 5.0 Vdc, $R_S$ = 100 k $\Omega$ , f = 1.0 kHz)	NF	_	10	dB

<sup>3.</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle = 2.0%.



**Figure 1. Transistor Noise Model** 

# **NOISE CHARACTERISTICS**

 $(V_{CE} = 5.0 \text{ Vdc}, T_A = 25^{\circ}C)$ 




Figure 2. Noise Voltage

Figure 3. Noise Current





Figure 4. Total Wideband Noise Voltage

Figure 5. Wideband Noise Figure


### SMALL-SIGNAL CHARACTERISTICS



V<sub>CE</sub> = 5.0 V |hfe|, SMALL-SIGNAL CURRENT GAIN f = 100 MHz  $T_J = 25^{\circ}C$ 2.0 1.0 8.0 0.6 0.4 2.0 20 100 200 500 1.0 0.5 10 50 0.5 IC, COLLECTOR CURRENT (mA)

Figure 6. Capacitance

Figure 7. High Frequency Current Gain







Figure 8. DC Current Gain

Figure 9. Collector Saturation Region






Figure 10. "On" Voltages

Figure 11. Temperature Coefficients





Figure 12. Thermal Response




**Design Note: Use of Transient Thermal Resistance Data** 

# INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

#### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-23
SOT-23 POWER DISSIPATION

The power dissipation of the SOT–23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT–23 package,  $P_D$  can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{556^{\circ}C/W} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT–23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.


#### **SOLDERING PRECAUTIONS**


The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.


- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
  - \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

# **PACKAGE DIMENSIONS**

SOT-23 (TO-236AB) CASE 318-08 ISSUE AE







- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.1102	0.1197	2.80	3.04	
В	0.0472	0.0551	1.20	1.40	
C	0.0350	0.0440	0.89	1.11	
D	0.0150	0.0200	0.37	0.50	
G	0.0701	0.0807	1.78	2.04	
Н	0.0005	0.0040	0.013	0.100	
J	0.0034	0.0070	0.085	0.177	
K	0.0180	0.0236	0.45	0.60	
L	0.0350	0.0401	0.89	1.02	
S	0.0830	0.0984	2.10	2.50	
٧	0.0177	0.0236	0.45	0.60	

STYLE 6:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

#### MMBT6427I T1

Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

# NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

# CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.