82C431/82C432A/82C433/82C434A CS8240: ENHANCED GRAPHICS CHIPSet"

100% hardware and software compatible to IBM[™] Enhanced Graphics Adapter card

- Supports IBM Color Graphics and Monochrome adapters, and Hercules™ Graphics modes
- Bit mapped graphics in four planes
- 640 × 350 resolution for IBM Enhanced Color Display

Light pen interface

The Enhanced Graphics CHIPSet offers a complete solution for implementing an IBM Enhanced Graphics Adapter compatible controller. The chip set provides a highly integrated solution, allowing a complete Enhanced Graphics control implementation using 32 chips, including 256K byte of display memory.

The chip set consists of the 82C431 Graphics Controller, 82C432A Sequencer, 82C433 Attributes Controller and 82C434A CRT Controller. The chip set supports color and monochrome direct drive displays in various modes. Other features include bit mapped graphics, light pen interface, and RAM loadable character generator. The chip set supports alphanumeric (AN) and all-points-addressable (APA) graphics modes, including all modes supported by the IBM Monochrome Display and Color/Graphics

- Full 16 color support in 640 × 200 and 320 × 200 pixels for IBM Color Display
- Supports 720 × 350 pixels for IBM Monochrome Displays
- Supports 640 × 400 pixels for 400-line displays
- Soft scrolls, Pans and Windows through a **1M-pixels memory**
- Supports 256K bytes of memory using 64K × 4 DRAMs

Adapters. Additionally, other modes provide 720 × 350 pixels support for the IBM Monochrome Display. It also provides full 16 color support for 320 × 200 pixel and 640 × 200 pixel resolutions for the IBM color display. The IBM Enhanced Color Display is supported with AN and APA graphics with a resolution of 640 × 400 (200-line double scan) mode for 400-line monitors.

The 82C432A and 82C434A are upgraded versions of 82C432 and 82C434 respectively. The 82C432A and 82C434A are fully compatible to the 82C432 and 82C434 respectively.

The 82C431 is packaged in 68-pin Plastic Leaded Chip Carrier (PLCC), 82C432A and 82C433 in 40-pin DIPs and 44-pin PFPs, and 82C434A in 84-pin PLCC.







Figure 1. Enhanced Graphics Controller

3 ß 45 4 55 8 ŝ 28 5 8 2 ទ 5 **6** ₿ 4 \$ **M2D4** M2D5 ä M2D1 M2D2 M2D3 Vss Vss 202 W2D0 8 5 8 5 ß ő 6 43 61 M2D6 MRD 42 62 M2D7 M3D7 41 63 CHAIN M3D6 40 64 GRAPHICS M3D5 39 65 ATRO M3D4 38 66 M1D0 M3D3 37 67 ATR1 M3D2 36 68 P82C431 M1D1 VDD GRAPHICS 35 1 Vss Vss 34 2 VDD M3D1 33 3 M3D0 ATR2 32 4 M1D2 A0 31 5 ATR3 A1 30 6 M1D3 A2 29 7 M1D4 IOW 28 8 M1D5 MOD7 DOTCLK CDSELO 27 M1D6 9 CDSEL MOD6 MOD5 M1D7 MOD3 A0D2 **MOD1** MODO CRTL CPUL W0D4 20 Vss Vss s/L WE S 8 4 5 9 ₽ ₽ 8 ដ 33 2 ę 4 2 읻 Ŧ 얻 D0 VDD 40 40 1 1 Vss VDD CC7 2 39 D1 2 MEMR 39 CLKIN 3 4 5 6 7 8 9 10 11 CC6 38 38 D2 3 MEMW CRA15 D3 CC5 37 37 4 CG CRA14 CC4 36 36 D4 5 A0 CPA15 CC3 35 D5 6 D3 35 CPA-14 CRTL CC2 34 7 34 ACAS D2 P82C433 ATTRIBUTES CONTROLLER 33 8 CC1 33 S/L D1 **AAV15** P82C432A SEQUENCER 32 IOR CCO 9 D0 32 AAV14 IOW LG 31 10 31 BCAS MEMOPT CURSOR ATR7 30 11 30 RDY BAV15 12 ATR6 DE 29 12 29 BAV14 CRDY 13 VRTC ATR5 28 13 28 S/L CRTL 27 14 ATR4 BLANK 14 AS/L 27 CPUL BS/V 26 15 ATR3 15 IOW CCLK 26 16 GS/I 25 ATR2 16 CRT/CPU 25 WE 17 RS 24 ATR1 17 24 RAS3 SYNC 23 в 18 RAS2 23 18 ATR0 MUX G 22 22 19 DOTCLK 19 RAS1 DOTCLK 21 R RASO 21 20 Vss 20 Vss

CHIPS







	Pin No.	Pin Type	Symbol	Description
	60-53	1/0	D0-D7	CPU data bus pins are bidirectional tri-state signals. They are used to load data into the 82C431. The data bus is also used to send/receive data to/from the display memory.
	16-11 } 9-8 }	1/0	M0D0-M0D7	Memory data buses M0D0-M0D7, M1D0-M1D7, M2D0- M2D7 and M3D0-M3D7 are memory data buses used
	38, 36, 32) 30-26 50-46)		M1D0-M1D7	to send and receive data to/from the display memory. These buses are bidirectional tri-state pins.
	44-42 \$ 3, 2 }		M2D0-M2D7	
	67-62		M3D0-M3D7	
	22	1	CPUL	CPU Latch is active low input. It is generated by the 82C432A Sequencer. When active the display memory data will be read into the graphics controller. The low- to-high going edge of this signal along with MRD active will output the data onto the data bus D0-D7 for a CPU memory read operation.
	21	I	CRTL	CRT Latch is an active low input. It is generated by the 82C432A Sequencer. When active the display memory graphics data will be loaded into the graphics controller on the low-to-high going edge. The data on the display memory should meet the set up and hold requirements. The data loaded is transferred into the Shifter register when S/L is low.
	19	1	DOTCLK	Dot Clock is used by the graphics controller to shift the data in the Shifter register.
	20	I	S/Ē	Shift or Load input serves dual functions. It is generated by the 82C432A Sequencer. When low, the display memory data will be loaded into the Shifter. When high, it will shift the data in the Shifter by one bit.
	25	1	WE	Write Enable is an active low input. When it is active, the display memory data is output on the M0D0-D7, M1D1-D7, M2D0-D7 and M3D0-D7 data buses. When WE is high, these data buses are tri-stated.
,-	7	1	IOW	I/O Write is an active low input. It is used to load internal registers of the graphics controller by the CPU. The address and data setup and hold times must be met in order to write data into the internal registers.
	61	ł	MRD	Memory Read is an active low input. It is used by the CPU to read display memory data in conjunction with the high going edge of the CPUL input.

82C431 Pin Description



82C431 Pin Description (Continued)

Pin No.	Pin Type	Symbol	Description		
4-6	1	A0-A2	Address signals A0, A1 and A2 are used by CPU to select the internal registers of the graphic controller.		
40 41 24-23	0 0 0	GRAPHICS CHAIN CDSEL0-1	Graphics, Chain, CDSEL0 and CDSEL1 are outputs of the Miscellaneous register. They can be tri-stated by setting the Mode register bit 2 to logical 1. Graphics & Chain outputs are used to multiplex the address buses in the 82C434A CRT Controller. CDSEL0 and CDSEL1 outputs control the mapping of the display memory.		
39, 37 33, 31	0	ATR0-ATR3	Attributes 0-3 are used to transfer the output of the Shifter register to the 82C433 Attributes Controller in the graphics mode. In the alphanumeric mode, ATR0- ATR3 transfer the data on the M1D0-M1D3 to the Attri- butes Controller.		
1, 10, 18 35, 45, 52		V _{SS}	Ground.		
68, 17, 34, 51		V _{DD}	5 Volt Power Supply.		

82C432A Pin Description

Pin No.	Pin Type	Symbol	Description
2	I	CLKIN	Clock In is the input clock. It is the primary clock source for the chip. The output Dot Clock is of the same frequency as the CLKIN frequency.
36	I	A0	Address 0 is the address 0 of the CPU address bus. It is used to select between the index register and the control registers on the device. It is also used to write into even/odd memory planes.
32-35	t	D0-D3	D0-D3 are low order data bus bits. They are used to load the Sequencer registers.
4,3	I	CRA14,15	CRA14 and CRA15 are the high order address bits for the CRT display read. These bits are generated by the 82C434A CRT Controller.
6,5	I	CPA14,15	CPA14 and CPA15 are the high order address bits for the CPU read/write operations. CPA14 is bit 14 of the CPU address bus. CPA15 is the decoded signal from the CPU address bus signals A13-A19. During memory read and write cycles, AAV14 = BAV14 = CPA14, and AAV15 = BAV15 = CPA15.
37	I	CG	CG is the Character Generator bit from the display memory. It is the attribute bit 3. It is used to select between the character maps A and B.
39,38	I	MEMR MEMW	Memory Read and Memory Write are active low inputs. These inputs are used by the processor to read from and write into the display memory.
15	I	IOW	I/O Write is the control signal from the system bus. It is used to load the various registers on the Sequence
31	I	МЕМОРТ	Memory Option is the control signal used to select64K or 256K byte memory configurations as follows:MEMOPTMemory Configuration0256K Bytes164K Bytes
17	I	SYNC	Sync is generated by the 82C434A CRT Controller. It is used to disable the AS/L (Address Strobe/Load) signal during non-active display periods.
21-24	0	RASO- RAS3	RAS0-RAS3 are the Row Access Strobe signals for the four memory planes.
7,10	0	ACAS BCAS	ACAS and BCAS are the Column Access Strobe signals for the memory planes.
9, 8, 12, 11	0	AAV14, AAV15, BAV14, BAV15	AAV14, AAV15, BAV14 and BAV15 are high order active high signals for the two memory maps. During memory read and write cycles, AAV14 = BAV14 = CPA14, and AAV15 = BAV15 = CPA15.

CHIPS__

82C432A Pin Description (Continued)

Pin No.	Pin Type	Symbol	Description	
13	0	CRTL	CRT LATCH is an active low signal. It is used to latch the memory data into the 82C431 Graphics Controller, and the 82C433 Attributes Controller, for CRT display read cycles.	
14	0	CPUL	CPU LATCH is an active low signal. It is used to load memory data into the Graphics Controller 82C431, for CPU memory read cycles.	
16	0	WE	Write Enable is an active low signal used to enable the CPU to write into the display memory.	
18	0	мих	MULTIPLEXER output is used to multiplex the RAS and CAS signals.	
19	0	DOTCLK	Dot Clock output is used by the 82C431 Graphics Controller and by the 82C433 Attributes Controller.	
26	0	CCLK	Character Clock is an active high signal. It is used by the 82C434A CRT Controller.	
28	0	S/Ē	Shift/Load output is used to load display memory graphics data into the 82C431 Graphics Controller.	
27	0	AS/Ē	Attributes Shift/Load signal is used to load alpha- numeric display memory data into the 82C433 Attributes Controller.	
25	0	CRT/CPU	CRT/CPU control signal is used by the 82C434A CRT Controller to enable either the CRT read address or the CPU read/write address.	
30	0	RDY	Ready is an active low output. It is used by the CPU indicate that a data transfer will be completed. It becomes inactive as soon as the memory read or write operation is completed. RDY acts as an enable input for a tri-state driver which drives the CPU Rea input.	
29	0	CRDY	CReady is similar to the RDY output. The difference between the two signals is the way they go inactive (high). The RDY when inactive goes high and stays high. The CRDY when inactive goes high for one dot clock period, and then goes tri-state. CRDY can directly drive the CPU Ready input.	
1,20	_	V _{SS}	Ground.	
40		V _{DD}	5 Volt Power Supply.	

 \sim

CHIPS _____

82C433 Pin Description

Pin No.	Pin Type	Symbol	Description
32-39	I	CC0-CC7	CC0-CC7 are the 8 Condition Code inputs coming directly from the display memory (plane 2). These 8 inputs are loaded into a parallel-to-serial shift register. The output of this shift register enables either ATR0-3 (CC=1), or ATR4-7 (CC=0) to address the color palette.
11-14	I	ATR7-ATR4	ATR7-ATR4 are the 4 high order attributes bits for alphanumeric data coming directly from the display memory (plane 1). The proper Condition Code bit chooses between ATR7-4 and ATR3-0.
15-18	I	ATR3-ATR0	ATR3-ATR0 are the 4 low order attributes bits. They could either be graphics data, in which case they come from the 82C431 Graphics Controller or alphanumeric data, in which case they come from the display memory multiplexed through the Graphics Controller along with the graphics data. The Graphics Controller decides whether the incoming data is graphic or alphanumeric.
			D0-D5 are the 6 data bus signals. Four of these D5, D4, D3 and D0 are bidirectional while the other two, D2 and D1 are inputs only. The 4 bidirectional pins when read, output the following 4 status bits:
1-6	I/O I I I/O I/O	D0 D1 D2 D3 D4	D5: Color palette bit 1, D4: Color palette bit 0, D3: VRTC (Vertical retrace), D0: DE (Display Enable).
	1/0	D5	Bits D5 and D4 are controlled by the Color Plane Enable register bits 5, 4. Bits D3 and D0 are generated by the 82C434A CRT Controller.
9	I	IOR	I/O Read is an active low signal. This signal has the dual purpose of reading the status, as well as clearing the address/data flip-flop.
10	I	ĪOW	I/O Write is an active low signal. It loads either the address register, one of the 16 color palette registers, or one of the 4 control registers.
19	I	DOTCLK	Dot Clock is the active high clock generated by the 82C432A Sequencer.
7	I	CRTL	CRT Latch is an active low signal. It is used to load display memory data into the 82C433. It is generated by the 82C432A Sequencer.
8	I	S/Ē	S/L is the Shift/Load signal to load display memory data into the 82C433. It is generated by the 82C432A Sequencer as AS/L signal.

CHIP5_

82C433 Pin Description (Continued)

Pin No.	Pin Type	Symbol	Description	
27	I	BLANK	BLANK is the Blank output from the 82C434A CRT Controller. It is low during the time the monitor is displaying data.	
28	I	VRTC	VRTC is the Vertical Retrace output from the 82C434A CRT Controller. It is used by an internal 5 bit counter (divide by 32) to generate the blink clock required by blinking displays. The blink clock is ON for 16 VRTC periods and OFF for 16 VRTC periods. It is output on the data bus bit D3 as a status bit.	
29	I	DE	DE is the active high Display Enable output from the 82C434A CRT Controller. It is used for enabling the display area on the screen. When the DE and Blank signals are inactive at the same time, the border is displayed on the monitor. It is output on data bus bit D0 as a status bit.	
30	I	CURSOR	CURSOR is an active high signal. It provides two functions: 1. During DE active time it indicates a valid cursor position. 2. If Cursor is active during the high-to-low edge of Blank, it indicates that the contents of the CRT Controller Underline Location register (R14) are equal to the line count (contents of the Raster Counter).	
31	I	LG	Line Graphics is an active low inp <u>ut from</u> the CRT Controller. It is a logical NAND of M0D5, M0D6 and M0D7 (bits 5, 6 and 7 of plane 0 in display memory).	
21-26	0	R, G, B RS, GS/I, BS/V	R, G, B, RS, GS/I, BS/V are the 6 outputs that drive the monochrome or color monitor. R, G, B are the Red, Green, and Blue signals.The RS, GS/I, and BS/V are the Secondary Red, Secondary Green/Intensity, Secondary Blue/Monochrome Video (display) signals.	
40	_	V _{DD}	5 Volt Power Supply.	
20	_	V _{SS}	Ground.	

~

CHIPS_____

82C434A Pin Description

Pin No.	Pin Type	Symbol	Description
70 5	1	A0	
5 11	1	A1 A2	
16	-	A2 A3	
24		A3 A4	
29		A4 A5	
34		A6	
40	i i	A0 A7	CPU Address bits 0-14 and 16. They are used to
35	i	A8	generate addresses for the display memory.
7	i	A9	generate addresses for the display memory.
12	i	A10	
17	i	A11	
25	i	A12	
30	i	A13	
74	i	A14	
73	I	A16	
75-82	I/O	D0-D7	CPU Data Bus bits 0-7. They are used to transfer data to and from the CPU data bus.
83	0	AA0	
6	0	AA1	
10	0	AA2	
15	0	AA3	
23	0	AA4	Address bus AA0-7 for memory planes 0 and 1.
28	0	AA5	
33	0	AA6	
39	0	AA7	
4	0	BA0	
8	0	BA1	
13	0	BA2	
18	0	BA3	Address Bus BA0-7 for memory planes 2 and 3.
26	0	BA4	
31	0	BA5	
36 44	0	BA6 BA7	
2,41	1	AAV14, AAV15	High address bits 14 and 15 for the A address bus. They are generated by the 82C432A Sequencer.
3,46	1	BAV14, BAV15	High address bits 14 and 15 for the B address bus. They are generated by the 82C432A Sequencer.
48,47	ο	MA14, MA15	Address bits 14, 15 is used by the 82C432A Sequencer to generate the high order address bits AAV14, AAV15, BAV14 and BAV15. These bits can be tri-stated through Mode Control register R17.
20	0	LG	Line Graphics is an active low output. It is used by the 82C433 Attributes Controller.



82C434A Pin Description (Continued)

Pin No.	Pin Type	Symbol	Description	
50	I	CHAIN	CHAIN is a select input. It is generated by the 82C431 Graphics Controller. It is used with the SAM and MEMOPT inputs to select the LSB of the CPU address.	
49	I	GRAPHICS	GRAPHICS is an active low input. It is generated by the 82C431 Graphics Controller. It is used to change RAM BA addresses from graphics to text mode.	
51	I	мих	MULTIPLEXER input is used to multiplex the RAS and CAS address control. MUX is generated by the 82C432A Sequencer.	
52	I	RESET	 RESET initializes the CRT Controller as follows: a. It initializes the horizontal and vertical polarity control to logical 0. b. Mode register bits 4,7 are reset. c. All counters in the CRT Controller are reset. d. Address register bits 3,4 are reset. e. PGSEL is reset to logical 0. All other control registers remain unchanged. RESET must be active for at least 5 dot clocks. 	
54	I	CRTL	CRT Latch is an active low input. It latches M0D0- M0D7 data. It is generated by the 82C432A Sequencer.	
55	0	DE	Display Enable is an active high output. It enables the display areas on the screen. When DE and Blank signals are inactive at the same time, the border is displayed on the monitor.	
56	0	CURSOR	CURSOR serves dual functions. It indicates a valid cursor position when DE is active. In the other case CURSOR is active during the trailing edge of Blank signal, it signifies that the contents of the Underline Location register R14 are equal to the line count (contents of Raster Count register).	
57	0	BLANK	BLANK is an active high output for blanking the screen during retrace periods.	
58	I	CRT/CPU	CRT/CPU is used by the CRT Controller to enable the CRT read address when CRT/CPU = 1. When CRT/CPU = 0, the CPU read or write address is enabled.	
53	0	HIN	HIN is horizontal sync output. It is active high if hori- zontal polarity bit HPOL is low. It is active low if HPOL is high. HPOL is programmed through MODEIOW register. This signal is identical to the HPOL bit of the MISCELLANEOUS output register located in the Graphics Controller.	

, ...,



82C434A Pin Description (Continued)

 \sim

e. F

Pin No.	Pin Type	Symbol	Description	
59	0	VIN	VIN is vertical sync output. Like the HIN signal, VIN polarity is also controlled by VPOL. VPOL is programmed through the MODEIOW register. This signal is identical to the VPOL bit of the MISCELLANEOUS output register.	
60	0	SYNC	SYNC is an active high output used by the Sequencer 82C432A to control the AS/L output.	
61	0	VRTC	VERTICAL SYNC is active high vertical retrace signal it is used by the 82C433 Attributes Controller, to gene rate the blink clock required by the blinking displays.	
62	ļ	CLOCK	CLOCK is used to synchronize all the functions for the device except the bus interface. The active transition is high to low. It is the CCLK (Character Clock) output from the 82C432A Sequencer.	
65	0	CRTINT	CRT INTERRUPT is an active high output. It is the frame interrupt generated by the 82C434A. It is enabled by bit 5 of the Vertical Retrace End register. I can be cleared by programming bit 4 of Vertical Retrace End register to 0. When not active, the CRTINT output is in a tri-state condition.	
66	I	MODEIOW	MODEIOW is used to program the MODEIOW register bits D5 (PGSEL), D6 (HPOL) and D7 (VPOL). The MODEIOW register is cleared by a chip reset.	
67	I	ĪŌŴ	I/O WRITE is an active low input. It is used to write to the 82C434A registers.	
68	I	IOR	I/O READ is an active low input. It is used to read the 82C434A registers.	
69	I	LPS	LIGHT PEN STROBE is used to latch the current refresh address in the light pen register. The address is latched on a low-to-high transition on this input.	
71	1	SAM	SAM is used with MEMOPT and CHAIN to select LSB of the CPU address.	
72	I	MEMOPT	MEMORY OPTION is used with SAM and CHAIN to select the LSB of CPU address. When MEMOPT is low, there are 256K Bytes of display memory configured. When MEMOPT is high, 64K Bytes of display memory is configured.	
32,38 45,37 9,14 19,27	I	MD0,1 MD2,3 MD4,5 MD6,7	Memory Data Bus 0-7 are the character data bits.	
1,22,43,64	_	V _{SS}	Ground.	
21,42,63,84	_	V _{DD}	5 Volt Power Supply.	

CHIP5

Flat Pack Package Options

The 82C432 Sequencer and 82C433 Attributes controller are also available in Plastic Flat-Pack (PFP) packages. The pin diagrams on pages 3-4 describe the pin assignments. Most of the pins on the PFP packages are the same as for 40-pin DIP packages. The differences between the DIP and PFP packages are described here.

F82C432A:

The F82C432A features an option to select input clock source from three sources: CLKIN, CLKIN-1 and EXT-OSC. The CLKIN and CLKIN-1 can be clock inputs of 14.318 MHz and 16.257 MHz respectively. Alternatively, a user defined EXT-OSC input clock source can also be selected. CLKSEL0 and CLKSEL1 inputs are used to select the clock input source.

CLKSEL0	CLKSEL1	Clock Source
0	0	CLKIN
0	1	CLKIN-1
1	0	EXT-OSC
1	1	ILL EGAL

The CLKSEL0 and CLKSEL1 inputs must be pulled high or low (as desired) for proper operation of the device.

The F82C432A also has only one Ready signal output, RDY. Note that CRDY output is not bonded out on the F82C432A.

F82C432B:

The F82C432B is similar to F82C432A in all respects except for the ready output. In this package, CRDY is bonded out as an output. Note that RDY is not bonded out on this package. The differences between the RDY and CRDY signals are described under pin description for 82C432A. The CLKSEL0, CLKSEL1, CLKIN, CLKIN-1 and EXTOSC inputs operate exactly the same way as for F82C432A.

Note that CLKSEL0, CLKSEL1 and CLKIN-1 and EXTOSC inputs are not available on the 40-pin DIP packages. The inputs on CLKIN, CLKIN-1 and EXTOSC must meet the electrical specifications as described under D.C. and A.C. characteristics for 82C432A.

F82C433:

The F82C433 is the Plastic Flat Pack (PFP) package available for the Attributes controller. The input-output signals for the F82C433 are exactly the same as for the 40-pin DIP package. The pin diagram on page 4 describes the pin assignment for this package.

82C431 Functional Description

The 82C431 Graphics Controller is responsible for directing data from the display memory to the 82C433 Attributes Controller and the CPU. The 82C431 operates in two basic modes: Alphanumeric and Graphics. In the Alphanumeric Mode, the data is sent in parallel mode through the Graphics Controller directly to the 82C433 Attributes Controller. In the Graphics Mode, memory data is sent in serial mode to the 82C433 Attributes Controller. Figures 2 and 3 illustrate a typical write and read process for Graphics Controller.

The 82C431 formats the data for use in various compatible modes. The controller also provides color comparators which can be used in color painting modes. Data can be written to the display memory planes in 32 bit words to expedite fast color presetting of the display areas on the monitor. Logical functions on the chip allows for manipulation of the data before being written to the display memory.

The Graphics Controller has basically two major sections, Graphics A and Graphics B. The Graphics A writes to the display memory planes 0 and 1, and the Graphics B writes to the memory planes 2 and 3. The following description will refer to these two sections as Graphics A and Graphics B.

82C431 Graphics Controller Register Summary

Register Number	Register Name	Pointer Value in Hex
-	Graphics A Position	
_	Graphics B Position	—
—	Address Register	-
R0	Set/Reset	00
R1	Enable Set/Reset	01
R2	Color Compare	02
R3	Data Rotate	03
R4	Read Map Select	04
R5	Mode Register	05
R6	Miscellaneous	06
R7	Color Don't Care	07
R8	Bit Mask	08

82C431 Internal Registers

1

0

1

1


82C431 internal registers are selected through address inputs A0-A2. The following table describes the addressing scheme:

A 2	A1	A 0	Register	selected
------------	-----------	------------	----------	----------

- 0 0 Graphics A Position
- 1 0 Graphics B Position
- 1 0 Graphics Address register
- 1 1 Registers pointed to by
 - Graphics Address register


Graphics A Position Register:

The Graphics A Position register is a write-only register. This register must be programmed to 0 to select Graphics A for the data bus input and output operations. Graphics A operates on the display memory planes 0 and 1, while the Graphics B operates on the display memory planes 2 and 3. CPU data bus signals D0 and D1 should be directed to Graphics A. D2 and D3 should be directed to Graphics B.



Graphics B Position Register:

The Graphics B Position register is a write-only register. This register must be programmed to 1 to select Graphics B for the data bus input and output operations. Graphics B operates on the display memory planes 2 and 3, while the Graphics A operates on the display memory planes 0 and 1. CPU data bus signals D0 and D1 should be directed to Graphics A. D2 and D3 should be directed to Graphics B.










Figure 3. 82C431 Read Process



Graphics Address Register:


The Graphics Address register is used to point to other internal registers of the 82C431. The four least significant bits determine the register which will be pointed to in the next register write operation. In order to write to the registers selected by the pointer in this register, the position registers A and B should be programmed with 0 and 1, respectively. The data bus signals D0-D3 are used to write to the control registers of the 82C431. D0,D1 correspond to the planes 0 and 1, while D2, D3 correspond to the planes 2 and 3 of the display memory.



The following is a description of the registers pointed to by the Address register.

Set/Reset Register


The Set/Reset register is a write-only register. The pointer in the Graphics Address register must be 00H before this register can be written into.



When the Mode register (to be described later) selects the 'write' mode 0, and the Set/Reset mode is enabled through the Enable Set/Reset register (to be described later), bits D0-D3 are the value written to the display memory planes 0-3 respectively. The planes can be written to individually by separate writes to the Set/Reset register.

Enable Set/Reset Register


The Enable Set/Reset register is a write-only register. The register can be written to by setting the pointer in the Graphics Address register to 01H.



This register works in conjunction with the Set/Reset register. If the mode register is programmed to write mode 0, then the contents of the Set/Reset register are written to the respective display memory planes. If the write mode is 0 and Set/Reset is not enabled on a plane, the plane is written with the data from the CPU data bus.

Color Compare Register

The Color Compare register is a write-only register. It can be written into by setting the pointer in the Graphics Address register to 02H.




If the Mode register has the 'read' mode set, the data read from the display memory planes 0-3, is compared to the bits D0 through D3 programmed in the Color Compare register. A match between the two bit fields will result in a logical 1 being output on the corresponding data bus bit. Following is an example to illustrate the mechanism:

If the contents of the Color Compare register are 0011 (D3-D0), and:

	D7	D6	D5	D4	D3	D2	D1	D0
Plane 0 data =	1	1	1	1	1	1	1	1
Plane 1 data =	0	0	0	0	0	0	0	1
Plane 2 data =	1	1	1	1	1	1	1	0
Plane 3 data =	0	0	0	0	0	0	0	0
then data = bus result	0	0	0	0	0	0	0	1

Data Rotate Register

The Data Rotate register is a write-only register. It is written to by setting the pointer in the Graphics Address register to 03H.



This register is used to perform a rotate function on the data written by the CPU. If the Mode register is programmed for the write mode 0, then the value in the Rotate Count field represents the number of bits the CPU data will be rotated during CPU write cycles.

The Function select bits (D3, D4) allow data in the CPU latches to be logically operated upon by the data written into the memory. The bits operate as follows:


D4 D3

- 0 0 No change to the Data
- 0 1 Logical 'AND' between Data and latched data.
- 1 0 Logical 'OR' between Data and latched data.
- 1 1 Logical 'XOR' between Data and latched data.

'Data' may be any of the various options available with the Write Mode register. Data cannot be the CPU latched data.

Read Map Select Register

Read Map Select register is a write-only register. It is written to by setting the pointer in the Graphics Address register to 04H.




The contents of the register represent the memory plane from which the CPU reads the data. This register does not effect the read operation performed through the Color compare register. The four memory plane or maps are selected as follows:

D2 D1 D0

0	0	0	Map 0
0	0	1	Map 1
0	1	0	Map 2
0	1	1	Мар З

Mode Register

This is a write-only register. It can be written to by setting the pointer in the Graphics Address register to 05H.



The functions of the bits are as follows:

Write Mode (D0, D1) D1 D0

- 0 0 Mode 0: Each of the four display memory plane is written with the CPU data rotated by the number of counts in the Rotate register. This is always true, except when the Set/ Reset register is enabled for any of the four planes. In this case, the corresponding plane is written with the data stored in the Set/Reset register.
- 0 1 Mode 1: Each of the four display memory planes is written with the data in the CPU latches. These latches are loaded during a previous CPU read operation.
 - 0 Mode 2: Memory planes 0-3 is filled up with the value of data bits 0-3, respectively. For example, memory plane 0 is filled up with the value of data bit D0, memory plane 1 is filled up with value of data bus bit D1, and so on.
- 1 1 Iliegal

1

The operations specified above will also work in conjunction with the Function Select options available through Data Rotate register.

Test Condition (D2)

D2 = 1 will tri-state the Graphics Controller outputs, including the GRAPHICS, CHAIN, CDSEL0 and CDSEL1 outputs. This feature is used for testing the chip. The ATR0-3 outputs are not tri-stated.

Read Mode (D3)

D3

1

- 0 When D3 = 0, the CPU reads the data from the display memory planes. The plane is selected through the Read Map Select register.
 - When D3 = 1, the CPU reads the result of the logical comparison between the four display memory planes data and the contents of the Color Compare register.

Odd/Even (D4)

D4 = 1 will put the Graphics Controller in the Odd/Even addressing mode. This option is useful for emulating the IBM Color Graphics Adapter mode. The value of this bit should be the same as the value programmed in D3 of the 82C432 Sequencer Memory Mode register.

Shift Register (D5)

The data bits in the memory planes 0-3 are represented as M0D0-M0D7, M1D0-M1D7, M2D0-M2D7, and M3D0-M3D7, respectively. When D5 = 1, the data in the 4 serial shift registers will be formatted as follows:

MSB	LSB	Output to
M1D0 M1D2 M1D4 M1D6 M0D0 M0D2 M0D4	M0D6	ATR0
M1D1 M1D3 M1D5 M1D7 M0D1 M0D3 M0D5	M0D7	ATR1
M3D0 M3D2 M3D4 M3D6 M2D0 M2D2 M2D4	M2D6	ATR2
M3D1 M3D3 M3D5 M3D7 M2D1 M2D3 M2D5	M2D7	ATR3


The Least Significant Bit (LSB) is shifted out first.

When D5 = 0, then M0D7-M0D0, M1D7-M1D0, M2D7-M2D0 and M3D7-M3D0 are shifted out with the bit D7 going out first in all cases. The output pins being ATR0-ATR3 respectively, for M0-M3 planes.

The first two registers correspond to the Graphics A shift registers, while the following two correspond to the Graphics B shift registers.

Miscellaneous Register

Miscellaneous register is a write-only register. It can be written into by setting the pointer in the Graphics Address register to 06H.



Graphics Mode

When D0 = 1, the graphics mode is selected. The character generator latches (which are located outside the chip) are disabled. The bit D0 is output on the GRAPHICS pin of the controller.

Chain Odd Maps to Even


When D1 = 1, the CPU address bit A0 is replaced by a higher order address bit. (The contents of A0 determine which memory map is to be selected. A '0' will select planes 0 and 2, and a '1' will select planes 1 and 3. This function is also provided outside the chip.) The 82C431 will output the D1 onto the output pin CHAIN of the controller.


Memory Maps

These bits control the mapping of the address memory buffers into the CPU address space. The D3 and D2 are output as CDSEL1 and CDSEL0 signals from the Graphics Controller. The mapping function is not performed on the chip.

Color Don't Care Register

The Color Don't Care register is a write only register. It can be written into by setting the pointer in the Graphics Address register to 07H.





D0 = 0 will mean that color plane 0 is a don't care when the Color Compare register is performed.

D1 = 0 will mean that color plane 1 is a don't care when the Color compare register is performed.

D2 = 0 will mean that color plane 2 is a don't care when the Color compare register is performed.

D3 = 0 will mean that color plane 3 is a don't care when the Color Compare register is performed.

Bit Mask Register

Bit Mask Register is a write only register. It can be written into by setting the pointer in the Graphics Address register to 08H. Any bit programmed to 0 in this register will cause the corresponding bit in each of the four memory planes to be immune to change. The data written into memory in this case will be the data which was read in the previous cycle, and was stored in an internal latch on the chip.

Any bit programmed to 1 will allow unrestricted manipulation of the data in the corresponding bit in each of the four memory planes.

The bit mask is applicable to any data written by the CPU, including rotate, logical functions (AND, OR, XOR), Set/Reset and No Change. The data to be preserved using the bit mask must be latched internally by reading the location. The bit mask applies to all the four planes simultaneously.



82C431 Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{cc}	_	7.0	V
Input Voltage	VI	-0.5	V _{DD} + .5	v
Output Voltage	v _o	-0.5	V _{DD} + .5	v
Operating Temperature	T _{op}	-25	85	С
Storage Temperature	T _{stg}	-40	125	С

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Operating Conditions.

82C431 Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{cc}	4.75	5.25	V
Ambient Temperature	T _A	0	70	С

82C431 DC Characterisitcs

Symbol	Min.	Max.	Units
VIL		0.8	٧
VIH	2.0		v
V _{OL}		0.45	v
V _{OH}	2.4		v
I _{IL}		±10	μΑ
I _{OS}	_	20	mA
I _{CC}		20	mA
I _{OZ1}		±10	μA
	V _{IL} V _{IH} V _{OL} V _{OH} I _{IL} I _{OS} I _{CC}	V _{IL} V _{IH} 2.0 V _{OL} V V _{OH} 2.4 I _{IL} I I _{OS} - I _{CC} I	V_{IL} 0.8 V_{IH} 2.0 V_{OL} 0.45 V_{OH} 2.4 I_{IL} ±10 I_{OS} - 20 I_{CC} 20 20

NOTES:

1. Following inputs require VIH = 3.0V (min.): DOTCLK, CPUL, CRTL, S/L, WE. All other inputs require VIH = 2.0V (min.)

2. All outputs and bidirectional pins.

82C431 AC Characteristics


(T_A = 0° C to 70° C, V_{CC} = 5V \pm 5%)

Sym	Description	Min.	Max.	Units	Notes
t1	Data set-up time to IOW	55		ns	
t2	Data hold time from IOW	16		ns	
t3	Address set-up time to IOW	10		ns	
t4	Address hold time from IOW	8		ns	
t5	Miscellaneous register output delay	21	83	ns	See Note
t6	IOW pulse width	45		ns	
t7	WE inactive to memory data bus float delay	9	35	ns	
t8	CPUL pulse width	40		ns	
t9	Input data set-up time to CPUL	0		ns	
t10	Input data hold time from CPUL	14		ns	
t11	Output data delay time	16	56	ns	
t12	MRD set-up time to CPUL	10		ns	
t13	MRD pulse width	66		ns	
t14	MRD inactive to D0-D7 float delay	11	42	ns	
t15	Display memory data M0-M3 bus set-up time	5		ns	
t16	Display memory data M0-M3 bus hold time	13		ns	
t17	CRTL pulse width	40		ns	
t18	WE active to display memory data outputs enabled	11	45	ns	
t19	S/L to CRTL delay	10		ns	
t20	S/L to DOTCLK set-up time	25		ns	
t21	S/L to DOTCLK hold time	8		ns	
t22	Attributes output data delay from DOTCLK	9	37	ns	C _L = 35pF
t23	Data bus D0-D7 hold time from WE	85		ns	
t24	Data bus D0-D7 hold time from WE	0		ns	
t25	D0-D7 in to display memory data delay	26	103	ns	
t26	WE pulse width	90			
t27	M1D0, M1D1, M1D2, M1D3 to ATTR0-3 delay	8	31	ns	C _L = 30pF
t28	Dot Clock period	42	_	ns	
t28A	Dot Clock low time	19	_	ns	
t28B	Dot Clock high time	19		ns	


NOTE: A.C. TEST CONDITIONS: All A.C. timings are measured with a load capacitance of C_L = 85pF, except where noted otherwise.




REGISTER WRITE TIMING



CPU READ TIMING




```
CRT READ TIMING
```






CPU WRITE TIMING (MEMORY WRITE)



M1D0-M1D3 TO ATR0-ATR3 DELAY (ALPHA MODE)





A0

0

CRA14, 15 CPA14, 15

MEMOPT

CG

2

82C432A Functional Description

The 82C432A Sequencer generates memory timings for the display RAMs and the character clock for controlling the regenerative memory fetches. Figure 4 shows a functional diagram of the Sequencer. As shown in the figure, the Sequencer also provides control signals for other components in the Enhanced Graphics CHIPSet. The 82C432A allows the CPU to access memory during active display intervals by inserting dedicated CPU memory cycles. Figures 5-8 illustrate various memory cycles for different configurations. As is shown in the figures, the memory cycle selection allows different screen resolutions. The 82C432A also protects the entire memory from being altered, by selectively masking out planes through the configurable Mask register.

82C432A internal registers are selected through address input A0. The following table describes the addressing scheme:


POINTER REGISTER SELECTED

Address

1 0 Reset Register are 00H. 1 1 Clocking Mode 1 2 Plane Mask (Map Mask) 3 1 Character Map Select 1 4 Memory Mode MAP MASK REG D₀₋₃ ADDRESS REGISTER & DECODING RAS A₀ **RESET REG & LOGIC GENERATION LOGIC** IOW CLOCKING MODE REG CLKIN SEQUENCER SYNC STATE MACHINE MEMR

Address Register

The Address Register is a 3-bit write-only pointer register. When loaded with a binary value (pointer) it points to the data register where data is to be written.



Reset Register

The Reset Register is a write-only register pointed to when the contents of the Address Register are 00H.

4


RAS0-3

RDY, CRDY CRTL, CPUL


CRT/CPU

S/E, AS/L

DOTCLK, CCLK







1. Dotted waveforms indicate CPU MEMR/MEMW RAS/CAS occur for both CPU MEMR/MEMW


CONDITIONS:

Mode Reg = 01H CRT read 4 out of 5 memory cycles

8 Dots/Char, load every char clock, normal DOTCLK

Figure 5. A Typical 640 × 350 Mode Operation






CONDITIONS:

Mode Reg = 03H CRT reads 2 out of 5 memory cycles 8 Dots/Char, load every char clock, normal DOTCLK


Figure 6. A Typical 320 × 200 Mode of Operation



CONDITIONS:

Mode Reg = 00H CRT reads 4 out of 5 memory cycles 9 Dots/Char, load every char clock, normal DOTCLK

Figure 7. A Typical 720 × 350 Monochrome Operation




CONDITIONS:


Mode Reg = 02H CRT reads 2 out of 5 memory cycles

9 Dots/Char, load every char clock, normal DOTCLK

Figure 8. A Typical 9 Dots/Character with 2 out of 5 Memory Cycle Operation







Asynchronous Reset

D0=0 causes the Sequencer to clear asynchronously and halt. It also places all the outputs in a high impedance state.

D0=1 causes the Sequencer to run unless D1=0 (Synchronous Reset).

Asynchronous Reset can cause data loss in the dynamic display RAMs.

Synchronous Reset

D1=0 causes the Sequencer to clear synchronously and halt. D1=1 causes the Sequencer to run unless D0 (Asynchronous Reset) is cleared to zero. Before changing the Clocking Mode Register, the Sequencer should be reset with this bit. This will preserve the memory contents. Both the Reset Register bits must be a logical 1 to allow the Sequencer to operate.

Clocking Mode Register

This register is a 4-bit write-only register pointed to when the contents of the Address Register are 01H.

8/9 Dot Clocks (D0)

D0=0 causes the Sequencer to generate character clocks which are 9 dots wide. D0=1 causes the Sequencer to generate character clocks which are 8 dots wide.

The only IBM mode that uses 9 dots wide character clocks is the monochrome alphanumeric mode. The resolution for this mode is 720 x 350. All other modes use 8 dots wide character clocks.

Bandwidth (D1)

D1=0 makes CRT memory cycles occur on 4 out of 5 available display memory cycles.

D1=1 makes CRT memory cycles occur on 2 out of 5 available display memory cycles. Medium resolution modes (horizontal resolution of 320 pixels) require less data to be fetched from the display memory driving the horizontal scan time . This allows the CPU greater access time to the display memory. All high resolution modes (horizontal resolution of 640 or 720 pixels) must provide the CRT Controller with 4 out of 5 available display memory cycles in order to refresh the display image.



Shift Load (D2)

D2=0 causes the display serializers in the Graphics Controller to be reloaded every character clock.

D2=1 causes the display serializers to be reloaded every other character clock. This mode is useful when 16 bits are fetched every memory cycle and chained together in the shift registers.

This bit is only set for APA (all-points-addressable) graphics modes.


Dot Clock (D3)

D3=0 selects the Sequencer master clock input to be output on the Dot Clock output pin.


D3=1 causes the master clock to be divided by 2 to generate the dot clock. As the Dot Clock is the primary clock used by the Enhanced Graphics CHIPSet, all other timings will be stretched as they are derived from the Dot Clock. Dot Clock divided by 2 is used for 320 x 200 modes.

Plane Mask Register (also referred as Map Mask Register)

This register is a 4-bit write-only register pointed to when the contents of the Address Register are 02H.



The Plane Mask register is also referred to in some cases as Map Mask register. However, it is actually a plane mask register as illustrated in figure 9. The maps only correspond to the



M = Memory Maps in Plane 2. Each map corresponds to 8 Kbytes of memory. Banks 0, 1, 2, 3 correspond to 16 Kbytes of memory segments in each of the four planes.

In the alphanumeric mode:

Plane 0 has Address data Plane 1 has Attribute data Plane 2 has Pixel (character) data Plane 3 not used


Figure 9. Enhanced Graphics Controller Memory Organization

upper 8 K bytes of every 16 K byte block of display memory in plane 2. A logical 1 in any of the bits 0 through 3 enables the CPU to write to the corresponding memory planes 0 through 3. These bits disable the corresponding RAS0 through RAS3 signals during CPU memory writes. When this register is loaded with 0FH, the CPU can perform a 32-bit write operation in one memory cycle. This substantially reduces the overhead on the CPU during display update cycles in graphics modes.

When odd/even modes are selected (by clearing bit 2 of the Memory Mode Register) planes 0,1 and planes 2,3 should have the same plane mask value.

Character Map Select Register

This register is a 4-bit write-only register pointed to when the contents of the Address Register are 03H. This register only affects the Baddress bus (signals BCAS, BAV14 and BAV15).



Character Map Select B

D1-D0 select the map used to generate alpha characters when attribute bit 3 is 0 (display memory bit M1D3) according to the following table:

D1	D0	Map Selected	Table Location
0	0	0	1st 8K of Plane 2 Bank 0
0	1	1	1st 8K of Plane 2 Bank 1
1	0	2	1st 8K of Plane 2 Bank 2
1	1	3	1st 8K of Plane 2 Bank 3

Character Map Select A

D3-D2 select the map used to generate alphanumeric characters when attribute bit 3 is a 1, according to the following table:

D1	D2	Map Selection	Table Location
0	0	0	1st 8K of Plane 2 Bank 0
0	1	1	1st 8K of Plane 2 Bank 1
1	0	2	1st 8K of Plane 2 Bank 2
1	1	3	1st 8K of Plane 2 Bank 3


In alphanumeric modes, bit 3 of the attribute byte (M1D3) normally turns the foreground intensity on or off. This bit may be redefined to be a switch between character sets. This function is enabled when there is a difference between the values of Character Map Select A and Character Map Select B bits. Whenever the two values are the same, the character select function is disabled. Memory Mode Register bit 1=0 (indicating the presence of a full 256K byte memory configuration) enables this function; otherwise bank 0 (indicating the presence of a minimum 64K byte memory configuration) is always selected. 256K bytes of memory support 4 character sets. Asynchronous Reset (Reset Register bit 0) clears the Character Map Select Register to 0. This should only be done during a system reset.

Memory Mode Register

This register is a 3-bit write-only register pointed to when the contents of the Address Register are 04H.

Alphanumeric (D0)

D0=0 indicates that a non-alphanumeric mode is active. This forces BAV14 = AAV14 and BAV15 = AAV15.



D0=1 indicates that the alpha mode is active and enables the Character Map Select register description.

Extended Memory (D1)

D1=0 indicates that 1 bank of 16Kx4 dynamic RAMs is present (64K bytes of display memory). AAV14, AAV15, BAV14, BAV15 address bits are disabled.

D1=1 indicates that 1 bank of 64Kx4 dynamic RAMs are present (256K bytes of display memory), and the high order address bits AAV14, AAV15, BAV14 and BAV15 are enabled to the CRT Controller.

Odd/Even (D2)

D2=0 directs even CPU addresses to access maps 0 and 2 (RAS0 and RAS2 are enabled), while odd CPU addresses access maps 1 and 3 (RAS1 and RAS3 are enabled).

D2=1 causes CPU addresses to sequentially access data within a bit map (all 4 RAS signals are enabled).

The maps are accessed according to the value in the Map Mask Register.



82C432A Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{cc}	_	7.0	v
Input Voltage	V	-0.5	V _{DD} + .5	v
Output Voltage	Vo	-0.5	V _{DD} + .5	V
Operating Temperature	T _{op}	-25	85	С
Storage Temperature	T _{stg}	-40	125	С

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Operating Conditions.

82C432A Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{cc}	4.75	5.25	V
Ambient Temperature	T _A	0	70	С

82C432A DC Characterisitcs

Parameter	Symbol	Min.	Max.	Units
Input Low Voltage	VIL		0.8	V
Input High Voltage	VIH	2.0		v
Output Low Voltage I _{OL1} = 2mA (Note 1) I _{OL2} = 4mA (Note 2) I _{OL3} = 8mA (Note 3)	V _{OL}		0.45	v
Output High Voltage I _{OH} = (Note 4)	V _{он}	3.5		v
Input Low Current 0 < V _{IN} < V _{CC}	I	-10	+10	μA
Output Short Circuit Current V _O =0V	I _{OS}		20	mA
Power Supply Current @ 8 MHz Clock	I _{CC}		20	mA
Output HI-Z Leak Current 0.45 < V _{OUT} < V _{CC} (Note 5)	I _{OZ1}		±10	μA

NOTES:

For AAV14, AAV15, BAV14, BAV15, MUX, RDY, CCLK, and CRT/CPU pins only.
 For CRTL, CPUL, S/L, DOTCLK, and RAS0-RAS3 only, ACAS, BCAS, WE
 For and CRDY only.


4. I_{OH} is equal to the corresponding I_{OL} for the pin. 5. For CRTL, I_{OZ1} is ±100 μ A.

82C432A AC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 5%)

Sym	Description	8 Dots Min.	/Char Max.	9 Dots Min.	/Char Max.	Units
t1	CLKIN period	42		42		ns
t1A	CLKIN Low time	19		19	·	ns
t1B	CLKIN high time	19		19		ns
t2	CLKIN to DOTCLK delay	6	40	6	40	ns
t3	S/L pulse width	t1-10	t1+10	t1-10	t1+10	ns
t4	DOTCLK edge to S/\overline{L} hold time	6		6		ns
t5	CLKIN to CCLK delay		56		56	ns
t6	CCLK high time	4t1	4t1+30	5t1	5t1+30	ns
t7	CCLK low time	4t1-30	4t1	4t1-30	4t1	ns
t8	CLKIN to RAS0-3 active delay		76		76	ns
t9	RAS0-3 width	4t1-10	4t1+10	5t1-10	5t1+10	ns
t10	RAS0-3 to ACAS and BCAS delay		1.5t1+6		1.5t1+6	ns
t11	ACAS and BCAS width	3.5t1-18		3.5t1-18		ns
t12	RAS0-3 to MUX delay	.5t1-10	.5t1+10	.5t1-10	.5t1+10	ns
13	MUX width	3t1-10	3t1+10	4t1-10	4t1+10	ns
t14	RAS0-3 to CRTL delay		t1+20		t1+20	ns
15	CRTL width	3t1-20		4t1-20		ns
16	RAS0-3 to CPUL delay		t1+20		t1+20	ns
17	CPUL width	3t1-10		4t1-10		ns
:18	CRT/CPU set-up time to RAS0-3	2t1-30	··	2t1-30		ns
19	CRT/CPU hold time to RAS0-3	4t1-14		5t1~15		ns
20	WE set-up time to RAS0-3	0		0		ns
21	WE hold time to RAS0-3	6t1		7t1		ns
22	MEMR or MEMW delay to CRDY		51		51	ns
23	MEMR or MEMW delay to RDY		58		58	ns
24	ACAS and BCAS to CRDY delay		11		11	ns
25	ACAS and BCAS to RDY delay		14		14	ns
26	IOW pulse width	50		50		ns
27	Data set-up time to IOW	15		15		ns
28	Data hold time from IOW	15		15		ns


CHIPS.

8 Dots/Char.






9 Dots/Char.



RDY & CRDY TIMINGS



82C433 Functional Description

The 82C433 Attributes Controller provides a palette of 16 colors selectable from a possible 64, each one of which may be specified separately. Six color outputs, Red (R), Green (G), Blue (B), Secondary Red (RS), Secondary Green/Intensity (GS/I) and Secondary Blue/ Monochrome (BS/V) are available as outputs. The 82C433 also controls blinking and underline operations. The Attributes controller takes data from the display memory and formats it for display on the screen. It also provides the horizontal pixel panning capability in both alphanumeric and all-points-addressable modes. Figure 10 illustrates a functional diagram of the chip. In the alphanumeric mode, the ATR0-3 or the ATR4-7 inputs are selected by the Condition Code inputs, CC0-CC7. (Note that in the Alphanumeric mode the ATR0-7 data is obtained directly from the display memory.) The 4 attribute signals are then decoded to select one of the 16 color palette registers. The color palette, which consists of

16 registers, each 6-bit wide, can be loaded with any color combination. Thus it is possible to display the characters in any one of the 16 colors out of a possible of 64 (6-bit wide registers). In the graphics mode the condition code inputs have no affect on the ATR0-7 inputs. Also, in the graphics mode, the ATR4-7 are don't care inputs. The ATR0-3 inputs are obtained from the Graphics Controller and are used to select one of the 16 color registers. This determines the display color for each individual pixel. Figures 11, 12 and 13 illustrate examples of Cursor control, Alphanumeric data timings and Graphics data timings.

An internal flip-flop controls the selection of the address and data registers. To select the Address register, an IOR signal is used to clear this flip-flop. After the Address Register has been loaded by an IOW, this flip-flop toggles, and the chip is ready to have a data register (pointed to by the Address Register) loaded. Every IOW input toggles this flip-flop.




Figure 10. 82C433 Functional Diagram




Figure 13. Graphics Data Timings

The Condition Code CC0-7 inputs select between ATR0-3 and ATR4-7 inputs. ATR0-3 and ATR4-7 control the foreground and background on the display screen, respectively. When the corresponding condition code is 1, ATR0-3 is selected, while a logical 0 on the condition code input will select ATR4-7 as the attributes inputs. Following is an example to illustrate this selection:


	CC7	CC6	CC5	CC4	CC3	CC2	CC1	CC0
Input	1	0	1	1	0	0	1	1
Attributes selected	a	ь	а	а	ь	ь	а	а

where a = ATR0-3 and b = ATR4-7.

Note that the Attributes inputs are clocked in on the dot clock and the Condition Code is loaded into the chip by Select/Load input.

Status Port

The 4-bit Status Port is accessed when the Attributes Controller receives an IOR input signal. Status data is output on the Data Bus as shown below:



DE (D0)

D0 output is an active low Display Enable signal, which is an inversion of the active high Display Enable output from the CRT Controller.

VRTC (D3)

D3 output is an active high vertical retrace signal, which is functionally the same as the active high Vertical Retrace output from the CRT Controller.


Color Palette Registers (D4, D5)

D4 and D5 outputs are two of the six color outputs of the Palette registers to the CRT screen. There are 3 pairs of the two color outputs, which are controlled by bits D4 and D5 of the COLOR PLANE ENABLE register which is described later.

82C433 Attributes Controller Register Summary

Register Number	Register Name	Pointer Value in Hex
_	Address Register	_
R0-RF	Palette Registers	00-0F
R10	Mode Control	10
R11	Overscan Color	11
R12	Color Plane Enable	12
R13	Horizontal Pixel Panning	13

Attribute Address Register



This is a 6-bit write-only register.


D0-D4 bits are used to point to the internal data registers in the Attribute Controller.

D5=0 allows the loading of the Color Palette registers.

D5=1 allows normal operation by enabling access to the Color Palette registers for CRT read operations.

Palette Registers

These are 16 6-bit write-only registers pointed to when the contents of the Address register are 00H through 0FH.




These 6-bit registers allow a dynamic mapping between the text attribute or graphic color input and the display color on the CRT screen. The six bits, D0-D5 are output as B, G, R, BS/V, GS/I, and RS, respectively. A logical 1 in a bit selects the corresponding color for that bit while a 0 de-selects it. The maximum number of possible displayable colors is 64 for monitors with 6 color inputs. Monitors with 3 color inputs allow a maximum of 6 displayable colors, while monitors which also have an intensity input allow a maximum of 16 displayable colors.

The Color Palette Register should be loaded only during vertical retrace time to avoid glitches on the CRT monitor screen. (An interrupt is generated by the CRT Controller to indicate the end of the vertical Display Enable signal.)

Mode Control Register

This is a 4-bit write-only register pointed to when the contents of the Address Register are 10H.



Graphics/Alphanumeric Mode (D0) D0=0 selects alphanumeric mode. D0=1 selects graphics mode.

Monochrome/Color Display (D1) D1=0 selects color display attributes. D1=1 selects IBM Monochrome display attributes.

Enable Drive Graphics Character Codes (D2) D2=0 makes the ninth dot the same as the background. This will enable compatibility with the IBM Monochrome display adapter, which uses 9 dots per character.

D2=1 enables the special line graphics character codes for the IBM Monochrome Display Adapter. When this bit is set, it forces the ninth dot of a line graphics character to be identical to the eighth dot of the character. The line graphics character codes for the Monochrome Display Adapter are COH through DFH. The Line Graphics input LG from the CRT Controller determines when a special line graphics character is to be displayed. The LG is activated by the CRT Controller at this time. The Attributes Controller will monitor the LG input (if D2 = 1) and when LG is active, it will force the ninth dot bit of a line graphics to be identical to the eighth dot of the character.


Enable Blink/Select Background Intensity (D3)

D3=0 selects the background intensity for the attribute input. This is required for Monochrome and Color Graphics Adapter compatibility.

D3=1 enables the blink attribute in alphanumeric and graphics modes. The blinking counter operates off the VRTC input. It divides the VRTC input by 32. For Alphanumeric and Graphics modes, the blink is ON for 16 VRTC clocks and OFF for 16 VRTC clocks. In the Alphanumeric mode, blink is usually used in Monochrome display modes only. In this case, the blink affect displays the character for 16 frames and blanks the screen for 16 frames. In the graphics mode, when the blink is activated, the attributes bit ATR3 is inverted alternately, thus allowing two different colors to be displayed for 16 CRT Controller clocks each. When the CURSOR is displayed in the Alphanumeric mode, the 'characters' are blinked at the rate of 16 frames ON and 16 frames OFF. The CURSOR, however, is blinked at a rate of ON for 8 frames and OFF for 8 frames.

Overscan Color Register


This is a 6-bit write-only register pointed to when the content of the Address Register is 11H.



This 6-bit register defines the overscan or border color displayed on the CRT screen. For monochrome displays, this register should be cleared to logical 0. A logical 1 selects the corresponding color. The border color is displayed when both BLANK and DE (Display Enable) input signals are inactive.

Color Plane Enable Register

This is a 6-bit write only register pointed to when the content of the Address Register is 12H.



Enable Color Plane (D0-D3)

A logical 1 in any of the bits D0-D3 enables the respective display memory color plane 0-3.

Display Status MUX (D4-D5)

Bits D4 and D5 select two of the six color outputs to the CRT screen, which are 2 outputs of the 4 status bits. The output color combinations available on the status bits are listed in the following table:

Color Plane Enable Register			Attributes Controller Status Register Outputs				
D5	D4	Bit 5	Bit 4				
0	0	Red	Blue				
0	1	Secondary Blue	Green				
1	0	Secondary Red	Secondary Green				
1	1	Not Used	Not Used				

This capability can be used to run diagnostics on the color subsystem card.


D4 = 1 will also:

- Tri-state the color monitor outputs, R, G, B, RS, GS/I and BS/V and,
- Clear the cursor blink counter. D4 has to be cleared to logical 0 for the cursor blink counter to function.

CHIPS

Horizontal Pixel Panning Register

This is a 4-bit write-only register pointed to when the content of the Address Register is 13H.



Bits D0-D3 select the number of picture elements (pels) to shift the display data horizontally to the left. Pixel (Pel) panning is available in both A/N (alphanumeric) and APA (all-points-addressable) modes. In Monochrome A/N mode the output can be shifted a maximum of 9 pels, whereas in all other modes a maximum shift of 8 pels is possible. The start address register specifies the byte of the upper left corner of the screen display, and the pixel panning makes it possible to move it in portions of a byte, pixel by pixel.

82C433 Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{cc}	_	7.0	v
Input Voltage	VI	-0.5	V _{DD} + .5	v
Output Voltage	Vo	-0.5	V _{DD} + .5	V
Operating Temperature	T _{op}	-25	85	С
Storage Temperature	T _{stg}	-40	125	С

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Operating Conditions.

82C433 Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	V _{cc}	4.75	5.25	v
Ambient Temperature	T _A	0	70	С

82C433 DC Characteristics

Parameter	Symbol	Min.	Max.	Units
Input Low Voltage	VIL		0.8	v
Input High Voltage	VIH	2.0		v
Output Low Voltage I _{OL} =4mA (Note 1)	V _{OL}	• •	0.45	v
Output High Voltage (Note 2)	V _{OH}	3.5	· .	v
Input Low Current $0 < V_{IN} < V_{CC}$	I _{IL}		±10	μA
Output Short Circuit Current V _O =0V	I _{OS}	<u></u>	20	mA
Power Supply Current @ 20 MHz Clock	I _{CC}		20	mA
Output HI-Z Leak Current 0.45 < V _{OUT} < V _{CC}	I _{OZ1}	_	±10	μA

NOTES:

~~~~

1. All outputs and bidirectional pins. 2.  $I_{OH}$  is equal to the  $I_{OL}$  for the pin.


### 82C433 AC Characteristics


 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$ 

| Description                                              | Min.                                                                                                                                                                                                                                                                                                                                                                                                                                        | Max.                                                                                                                                                                                                                                                                                                                                                                                           | Units                                                                                                                                                                                                                                                                                                                                                                                            |
|----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dot Clock period                                         | 42                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| ATR0-3 set-up time to Dot Clock (for graphics data)      | 10                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| ATR0-3 hold time from Dot Clock (for graphics data)      | 5                                                                                                                                                                                                                                                                                                                                                                                                                                           | -                                                                                                                                                                                                                                                                                                                                                                                              | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| ATR0-3 and CC0-7 set-up time to CRTL (alphanumeric data) | 0                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| ATR0-3 and CC0-7 hold time from CRTL (alphanumeric data) | 15                                                                                                                                                                                                                                                                                                                                                                                                                                          | _                                                                                                                                                                                                                                                                                                                                                                                              | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| Dot Clock to R, G, B, RS, GS/I, BS/V delay               | _                                                                                                                                                                                                                                                                                                                                                                                                                                           | 48                                                                                                                                                                                                                                                                                                                                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| IOW pulse width                                          | 50                                                                                                                                                                                                                                                                                                                                                                                                                                          | _                                                                                                                                                                                                                                                                                                                                                                                              | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| IOW to data set-up time                                  | 15                                                                                                                                                                                                                                                                                                                                                                                                                                          | _                                                                                                                                                                                                                                                                                                                                                                                              | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| IOW to data hold time                                    | 15                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| IOR pulse width                                          | 100                                                                                                                                                                                                                                                                                                                                                                                                                                         | _                                                                                                                                                                                                                                                                                                                                                                                              | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| IOR to data delay                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                             | 70                                                                                                                                                                                                                                                                                                                                                                                             | ns                                                                                                                                                                                                                                                                                                                                                                                               |
| IOR hold time to data valid                              | 20                                                                                                                                                                                                                                                                                                                                                                                                                                          | _                                                                                                                                                                                                                                                                                                                                                                                              | ns                                                                                                                                                                                                                                                                                                                                                                                               |
|                                                          | Dot Clock period         ATR0-3 set-up time to Dot Clock (for graphics data)         ATR0-3 hold time from Dot Clock (for graphics data)         ATR0-3 and CC0-7 set-up time to CRTL (alphanumeric data)         ATR0-3 and CC0-7 hold time from CRTL (alphanumeric data)         Dot Clock to R, G, B, RS, GS/I, BS/V delay         IOW pulse width         IOW to data set-up time         IOW to data hold time         IOR pulse width | Dot Clock period42ATR0-3 set-up time to Dot Clock (for graphics data)10ATR0-3 hold time from Dot Clock (for graphics data)5ATR0-3 and CC0-7 set-up time to CRTL (alphanumeric data)0ATR0-3 and CC0-7 hold time from CRTL (alphanumeric data)15Dot Clock to R, G, B, RS, GS/I, BS/V delay-IOW pulse width50IOW to data set-up time15IOW to data hold time15IOR pulse width100IOR to data delay- | Dot Clock period42ATR0-3 set-up time to Dot Clock (for graphics data)10ATR0-3 hold time from Dot Clock (for graphics data)5ATR0-3 and CC0-7 set-up time to CRTL (alphanumeric data)0ATR0-3 and CC0-7 hold time from CRTL (alphanumeric data)15Dot Clock to R, G, B, RS, GS/I, BS/V delay48IOW pulse width50IOW to data set-up time15IOW to data hold time15IOR pulse width100IOR to data delay70 |

\_\_\_\_


FOR GRAPHICS DATA (FROM 82C431)







OUTPUT DATA (TO MONITOR)

----







- - -

## CHIPS,

......

#### 82C434A Functional Description


The 82C434A CRT Controller provides the synchronization signals for the display monitor. The device contains various CPU accessible I/O registers, that allow flexible configuration options. These options include user configurable horizontal and vertical timings and polarity, cursor type and position, horizontal scan lines, and several other display related characteristics. The chip also provides split screen capability, soft scrolling and a light pen interface.

The highly programmable chip consists of 26 configurable registers. Out of the 26, 25 are addressed by activating the appropriate address lines, while one is written to by activating the MODEIOW input. Following is a detailed description of each one of these registers. Figure 13 illustrates a block diagram of the CRT Controller.

| 82C434   | <b>CRT Controller Registe</b> | r Summary    |
|----------|-------------------------------|--------------|
| Register | Register                      | Pointer      |
| Number   | Name                          | Value in Hex |
| _        | Address Register              | _            |
| R0       | Horizontal Total              | 00           |
| R1       | Horizontal Display End        | 01           |
| R2       | Start Horizontal Blank        | 02           |
| R3       | End Horizontal Blank          | 03           |
| R4       | Start Hor. Retrace            | 04           |
| R5       | End Hor. Retrace              | 05           |
| R6       | Vertical Total                | 06           |
| R7       | Overflow                      | 07           |
| R8       | Preset Row Scan               | 08           |
| R9       | Max Scan Line                 | 09           |
| RA       | Cursor Start                  | 0A           |
| RB       | Cursor End                    | 0B           |
| RC       | Start Address High            | 0C           |
| RD       | Start Address Low             | 0D           |
| RE       | Cursor Location High          | 0E           |
| RF       | Cursor Location Low           | 0F           |
| R10      | Vertical Retrace Start        | 10           |
| R10      | Light Pen High                | 10           |
| R11      | Vertical Retrace End          | 11           |
| R11      | Light Pen Low                 | 11           |
| R12      | Vertical Display End          | 12           |
| R13      | Offset                        | 13           |
| R14      | Underline Location            | 14           |
| R15      | Start Vertical Blank          | 15           |
| R16      | End Vertical Blank            | 16           |
| R17      | Mode Control                  | 17           |
| R18      | Line Compare                  | 18           |
| R(F9)    | 400 Line Register             | F9           |


#### **Address Register**

The Address register contains the pointer to the I/O registers which can be written to in subsequent writes by the CPU. The Address register itself is selected by A0 = 0. Data bus bits D0-D4 contain the pointer to the I/O registers.



#### Horizontal Total Register (R0)

The Horizontal Total register is a write-only register. It can be written into by setting the pointer in the Address register to 00H, and writing to the chip with A0 = 1. All the registers described in the following pages will be addressed similarly. Any difference will be pointed out specifically.






Figure 14. 82C434A Function Diagram

# CHIPS.





Figure 14. 82C434A Function Diagram (continued)

The Horizontal Total register defines the total number of characters in a horizontal scan line, including the retrace time. Together with the value in the Retrace timing registers R4 and R5, the period of the retrace output signal is determined by the value in this register. The character clock input to the device is counted by a character counter. The value of the character counter is compared with the value in this register to provide the horizontal timing. All horizontal and vertical timings are based upon the contents of this register.

The value in the register is equal to Total number of characters less 2.

#### Horizontal Display Enable End Register (R1)


Write-only register. Address register pointer: 01H A0 = 1.



The Horizontal Display Enable End register defines the number of characters to be displayed per horizontal line. The actual characters displayed per horizontal line is one less than the contents of this register.

#### Start Horizontal Blanking Register (R2)

Write-only register. Address register pointer: 02H A0 = 1.




#### START HORIZONTAL BLANKING

The contents of this register define the time when the horizontal blanking will start. The register is defined in terms of the number of horizontal character clocks. The horizontal blanking signal becomes active when the horizontal character count is equal to the contents of this register. The underline scan line decode output is multiplexed on the cursor output during the blanking period. The underline signal is valid for one character count beyond the end of blanking signal.

#### End Horizontal Blanking Register (R3)

Write-only register. Address register pointer: 03H A0 = 1.



The contents of this register define the time when the horizontal blanking will terminate. The register is defined in terms of the number of horizontal character clocks. The underline scan line decode output is multiplexed on the cursor output during the blanking period. The underline signal is valid for one character count beyond the end of blanking signal.

D0-D4 End Horizontal Blanking: The horizontal blanking signal width W is determined by the following algorithm:

> Value in Start Blanking register + Width of Blanking signal W = 5-bit value to be programmed in End Horizontal Blanking register.

The five least significant bits of the horizontal scan line register are compared with the contents of this register. When a match occurs, the horizontal blanking pulse becomes inactive. Note that the five bits of this register limit the length of the blanking pulse to be 31 character clocks.


D5-D6 Display Enable Skew Control: Prior to displaying data on the screen, the CRT Controller has to access the display buffer to obtain a character to be displayed, access the attribute code, access the character generator font, and finally read the Pixel Panning register in the 82C433 Attributes Controller. Each one of these accesses require the display enable signal to be skewed by one character clock to allow for synchronization with the horizontal and vertical retrace pulses. The display enable skew bits in this register allow for this skew. The skew can be programmed from 0-3 character clocks as follows:

#### D6 D5 Skew in character clocks

- 0 0 0 0 0 1 1
- 1 0 2
- 1 1 3

#### Start Horizontal Retrace Pulse Register (R4)


Write-only register. Address register pointer: 04H A0 = 1.



This register defines the character position at which the Horizontal Retrace Pulse becomes active. It is used to center the monitor screen horizontally. The value in the register is the character count at which the Horizontal Retrace Pulse becomes active.

#### End Horizontal Retrace Pulse Register (R5)

Write-only register. Address register pointer: 05H A0 = 1.



The contents of the register define the character count at which the Horizontal Retrace Pulse becomes inactive.

D0-D4 End Horizontal Retrace: The horizontal retrace signal becomes inactive after the character count becomes equal to the count in these bits. The width W of the retrace signal is determined by the following algorithm:


> Value in Start Retrace register + Width of Retrace signal W in character clocks =

5-bit result to be programmed in End Horizontal Retrace register. The five least significant bits of the horizontal scan line counter are compared to the contents of this register. When a match occurs, the horizontal retrace pulse becomes inactive. Note that the 5 bit register limits the length of the retrace signal to 31 character clocks maximum.

- D5-D6 Horizontal Retrace Delay: The skew of the horizontal retrace signal is controlled by these bits. In some modes, it is necessary to provide a horizontal retrace signal that takes up the entire blanking period. The horizontal retrace signal also triggers some internal timings on the falling edge of the signal. To ensure that the signals are latched properly, the retrace signal is started before the end of the display enable signal. It is then skewed several character clock times to provide the proper screen centering.
- D7 Start Odd/Even Memory Address: This bit determines the CRT memory address after a horizontal retrace. D7 = 0 selects an even address, and D7 = 1 selects an odd address. In most cases this bit should be set to '0'. The bit is useful in applications where horizontal pixel panning is required.

#### Vertical Total Register (R6)


Write-only register. Address register pointer: 06H A0 = 1.



The Vertical Total register contains the low order 8 bits of a 9 bit register. The ninth bit is located in the CRT Controller Overflow register. The Vertical Total register defines the horizontal raster scans on the CRT screen, including the vertical retrace.

#### **CRT Controller Overflow Register (R7)**

Write-only register. Address register pointer: 07H A0 = 1.




# CHIPS.

The CRT Controller Overflow register contains the ninth bit (D8) of several other control registers. This register is used in conjunction with registers for which it stores the ninth bit.

#### Preset Row Scan Register (R8)


Write-only register. Address register pointer: 08H A0 = 1.



D0-D4 of the Preset Row Scan register specify the starting row scan count after a vertical retrace. Each horizontal retrace increments the horizontal row scan counter. The horizontal row scan counter is cleared at maximum row scan count, which is programmed through register R9. In the Hercules Graphics or CGA compatible modes, this register can be used for soft scrolling by setting the register value between 0 and 3. For example, by setting the start scan row address to 1 instead of 0, the next frame will start at address 1, which will give the effect of shifting vertically by 1 row, or vertical scrolling.

#### Maximum Scan Line Register (R9)


Write-only register. Address register pointer: 09H A0 = 1.



The contents of the Maximum Scan Line register specifies the number of scan lines per character row minus one.

#### **Cursor Start Register (RA)**


Write-only register. Address register pointer: 0AH A0 = 1.



The Cursor Start register defines the row scan of a character line where a cursor is to begin. The value in the register is one less than the starting cursor row scan.

#### **Cursor End Address (RB)**

Write-only register. Address register pointer: 0BH A0 = 1.



The Cursor End register defines the row scan of a character line where the cursor has to end. It also controls the cursor skew as described below:

- D0-D4 D0-D5 define the row scan where the cursor is to end.
- D5-D6 The cursor skew is controlled by these two bits. The bits control the skew as follows:


#### D6 D5 Skew

- 0 0 One character skew
- 0 1 One character skew
- 1 0 Two character skew
- 1 1 Three character skew

The Cursor Start and End registers allow a cursor to be up to 32 scan lines in height be placed on any scan line of the character block. The values in the Start and End registers define the height of the cursor.

#### Start Address High Register (RC)


Read/Write register. Address register pointer: 0CH A0 = 1.



The Start Address is a 16-bit value which specifies first address after a vertical retrace at which the display on the screen begins on each screen refresh. This register contains 8 high order bits of the address, while the Start Address Low register specifies the other 8 low order bits.

#### Start Address Low Register (RD)


Read/Write register. Address register pointer: 0DH A0 = 1.



As explained above, the Start Address Low register contains the 8 low order bits of the Start Address.

Cursor Location High Register (RE) Read/Write register. Address register pointer: 0EH A0 = 1.






The Cursor Location High register is a read/ write register. The address is a 16-bit value. The 8 high order bits are programmed in this register. The other 8 low order bits are programmed in the Cursor Address Low register. The 16 bit address defines the start address for the cursor in the 64K bytes of display RAM memory. Note that the 64K bytes correspond to one plane in the display memory. This allows hardware paging and scrolling through the memory without loss of the original cursor position.

#### **Cursor Location Low Register (RF)**


Read/Write register. Address register pointer: 0FH A0 = 1.



In conjunction with the Cursor Location High register, the Cursor Location Low register defines the low order 8 bits of the Cursor location.

#### Vertical Retrace Start Register (R10)

Write-only register. Address register pointer: 10H A0 = 1.




The Vertical Retrace Start register is a 9-bit address which defines the position of the vertical retrace start signal in terms of the number of horizontal scan lines. The low order 8 bits are programmed through this register, while the high order ninth bit is programmed through the Overflow register R7.

#### Light Pen High Register (R10)

Read-only register. Address register pointer: 10H A0 = 1.






The Light Pen High register contains the 8 high order bits of the memory address at which time the light pen strobe signal was triggered. The low order 8 bits are stored in the Light Pen Low register (R11 read-only register).

#### Vertical Retrace End Register (R11)

Write-only register. Address register pointer: 11H A0 = 1.



Vertical Retrace End register performs multiple functions, as described below:

D3-D0 Vertical Retrace End: The 4 bits specify the horizontal scan line count at which the vertical retrace output pulse becomes inactive. The four bits are compared with the four least significant bits of the horizontal scan line counter. When the four counter bits are equal to the contents in this register, the vertical retrace is terminated. The Width W of the vertical retrace pulse can be determined from the following algorithm:


Value of Start Vertical Retrace register + W =

4 bit value to be programmed into the End Vertical Retrace register. Note that the four least significant bits of the algorithm result are to be programmed into this register. Thus the maximum retrace pulse width can only be 15 character clocks.

- D4 Clear Vertical Interrupt: This bit is used to clear the vertical interrupt generated on the CRTINT output of the CRT Controller. A logical 0 will clear the interrupt. The CRTINT output is tri-stated when not active.
- D5 A logical 0 will enable the vertical interrupt of the CRT Controller.
- D6 Test: For normal operation this bit must be set to logical 0.

#### Light Pen Low Register (R11)

Read-only register. Address register pointer: 11H A0 = 1.




LOW ORDER MEMORY ADDRESS COUNTER

The Light Pen Low register contains the low order 8 bits of the address at which the light pen strobe was triggered.

#### Vertical Display Enable End Register (R12)


Write-only register. Address register pointer: 12H A0 = 1.



The Vertical Display Enable End register defines 8 bit of the 9-bit address which specifies the scan line position where the display on the screen ends. The ninth bit is located in the overflow register R7.

#### Offset Register (R13)

Write-only register. Address register pointer: 13H A0 = 1.



The Offset register contents define the logical line width of the screen. The starting address of the next character row is determined by the value in the the Offset register.

Figure 15 illustrates a functional diagram of how the Offset register is used. The register start address is sent to the memory address counter. When the memory address counter counts bytes, the next line address is the current line start address + 2+Offset register contents. This is illustrated in the figure by the fact that the adder has one of the input port's least significant forced to a logical 0. When the memory address counter is counting words. the next line address is the current line start address + 4+Offset register contents. The byte or word mode for the memory address counter is selected by the Mode Control register R17, bit 6. The Start address High and Low bytes in the figure correspond to the first address after a vertical retrace at which the display on the screen begins. The multiplexer switches the control over to the address sum port, after the first line has been scanned.





Figure 15. Offset Register Operation

#### **Underline Location Register (R14)**


Write-only register. Address register pointer: 14H A0 = 1.



The Underline Location register specifies the horizontal row scan count at which the underline will occur. The value in the register is one less than the desired scan line number.

#### Start Vertical Blanking Register (R15)


Write-only register. Address register pointer: 15H A0 = 1.



The Start Vertical blanking register contain the low order 8 bits of the horizontal scan line count at which the vertical blanking pulse becomes active. The ninth bit is located in the Overflow register R7.

#### End Vertical Blanking Register (R16)


Write-only register. Address register pointer: 16H A0 = 1.



The End Vertical Blanking register specifies the horizontal scan line count at which the vertical blanking pulse becomes inactive. The vertical blanking width W is determined from the following algorithm: Value of Start Vertical register + W = 5-bit value to be programmed into the End Vertical Blanking register. The five least significant bits of the algorithm result are programmed into this register. When the five least significant bits of the horizontal scan line counter are equal to the value in this register, Vertical Blanking is terminated. Note that the maximum width of the vertical blanking is limited to 31 character clocks.

#### Mode Control Register (R17)

Write-only register. Address register pointer: 17H A0 = 1.



Mode Control register is a multi-function register, with each bit defining a different option. Following is a description of these bits:

- D0 Compatibility Mode Support: This bit allows compatibility with the IBM Color Graphics Adapter. When D0=0, the row scan address bit 0 is substituted for memory address bit 13 during active display time. When D0=1, no such substitution takes place.
- D1 Select Row Scan Counter: This bit allows compatibility with the Hercules graphics card and with any other 400 line graphics system. D1=0 selects the row scan counter bit 1 on MA 14 output pin. D0=1 selects row scan counter bit 14 on MA14 output pin.
- D2 Horizontal Retrace Select: This bit controls the vertical resolution capability of the CRT Controller. The vertical counter has a maximum resolution of 512 scan lines as defined by the Vertical Total register. If the vertical retrace counter is clocked with the horizontal retrace clock divided by 2, then the vertical resolution is doubled to 1024 horizontal scan lines. D2=0 selects the horizontal retrace clock, and D2=1 selects the horizontal retrace clock divided by 2.

Count By Two: This bit selects the character clock as the clock input or character clock divided by 2 as the character clock. This bit defines whether the contents of the Offset register are a word or a double word value. When D3=0, the memory address counter is clocked by the character clock input. When D3=1, the memory address is clocked by the character clock input divided by 2. This bit is also used to create either a byte or word refresh address for the display memory.

D3


- D4 Output Control: D4 = 0 enables the output drivers of the CRT Controller, D4=1 will tri-state the following outputs of the CRT Controller: VRTC, SYNC, BLANK, CURSOR, DE, MA14 and MA15.
- D5 Address Wrap: This bit selects memory address counter bit MA13 or MA15. When a byte mode is selected through D6 of this register, MA0 counter output appears on the MA0 output pin. When word mode is selected through D6 of this register, either MA13 or MA15 appears on the MA0 output pin. MA13 or MA15 selection depends on the size of memory selected through the MEMOPT pin. When the 64K byte option is configured, MA13 is selected through D5=0. When greater than 64K bytes is configured, and D5 is set to logical 1, then MA15 is selected to be an output on the MA0 output pin. This bit is useful in implementing the IBM Color Graphics Adapter mode.
- D6 Word Mode or Byte Mode: When D6=0, Word Mode is selected. This mode causes the memory address counter bits to shift down one bit, and the most significant bit of the counter appears on the least significant bit of the memory address output. D6=1 selects the Byte mode.

D7 Hardware Reset: A logical zero clears vertical and horizontal retraces. A logical "1" enables the vertical and horizontal retraces.

|              | Internal Memory Address Counter<br>Wiring to the Output Multiplexer |                      |  |  |  |
|--------------|---------------------------------------------------------------------|----------------------|--|--|--|
| CRTC Out Pin | Byte Address<br>Mode                                                | Word Address<br>Mode |  |  |  |
| MA 0         | MA 0                                                                | MA 15 or MA 13       |  |  |  |
| MA 1         | MA 1                                                                | MA 0                 |  |  |  |
| MA 2         | MA 2                                                                | MA 1                 |  |  |  |
| MA 3         | MA 3                                                                | MA 2                 |  |  |  |
|              | _                                                                   | _                    |  |  |  |
| _            | _                                                                   |                      |  |  |  |
|              |                                                                     | _                    |  |  |  |
| MA 14        | MA 14                                                               | MA 13                |  |  |  |
| MA 15        | MA 15                                                               | MA 14                |  |  |  |

#### Line Compare Register (R18)


Write-only register. Address register pointer: 18H A0 = 1.



The Line Compare register is used to implement a split screen function. When the horizontal scan counter value is equal to the contents of this register, the memory address generator is cleared to 0. The linear address generator then sequentially addresses the display buffer starting at address 0. Each subsequent row address is determined by the 16-bit addition of the Start of Line Latch and the Offset register contents. This feature allows a given area on the screen to be immune to scrolling. The scrolling operation utilizes the Start Address High and Low registers, and the split screen screen capability will allow scrolling through some areas of the screen while the remaining screen remains immune to it.

#### 400-Line Register (R F9)


Write-only register. Address register pointer: 0F9 H A0 = 1



The 400-Line Register is added to the 82C34A to allow the CRT Controller to be used with 400-Line monitors. The 400-Line Mode (200-line double scan) can be selected by setting D0 = 1 and D1 = 1. Note that the D1 = 1 will divide the Vertical Counter Clock by 2. This is in addition to the divide by 2 option selected by Register R17, bit D2, Power-on reset will clear the bits D0 and D1 to '0' in the R(F9) register.

#### Mode Register

The Mode register is written to by activating the MODEIOW input to the CRT Controller. The address inputs A0-A2 are don't care inputs in this case.



The Mode register uses three most significant bits D7-D5. These three bits perform the following functions:

- D5 D5 is the least significant bit of the display RAM address when the inputs SAM = MEMOPT = 0, and CHAIN input = 1. See Table 1 for more details on this.
- D6 D6 selects the polarity for the Horizontal Sync pulse.
- 0 Positive horizontal sync pulse
- 1 Negative horizontal sync pulse
- D7 D7 selects the polarity for the Vertical Sync pulse.
- 0 Positive vertical sync pulse
- 1 Negative vertical sync pulse


As described in the preceeding text, the CRT Controller provides all the timing and control signals for the display monitor. Figure 16 shows a graphic illustration of how the contents of these registers control the display screen. The horizontal blanking signal is controlled by the contents of R2 and R3 registers. Similarly, the contents of R15 and R16 determine the location and length of the vertical blanking signal. The screen blanking signal BLANK is a logical 'OR' of H\_BLANK and V\_BLANK signals. The horizontal sync start location and width are controlled by the contents of R4 and R5 registers, while the vertical sync start location and width are controlled by the R10 and R11 registers. R0 controls the total number of characters in the horizontal scan interval, including the retrace time. The total number of scan lines on one raster are determined by the vertical total register R6. R1 and R12 define the effective display area on the screen by specifying the horizontal and vertical display enable positions, respectively.

#### Split Screen

The CRT Controller is also capable of displaying split screens. Figure 16 also shows a split screen display. The two screens, Screen 1 and Screen 2, are created by properly setting the Memory Address registers (RC and RD) and the Line Compare register (R18). The RC and RD register contents specify the memory address for the first pixel to be displayed on the active screen. Thus Screen 1 in figure 16 start address is determined by the contents of the registers RC and RD. Split screens are created with the use of Line Compare register R18. The internal start of the scan line counter is cleared when the vertical counter reaches the value equal to the contents of R18. Thus Screen 2 in figure 16 starts at address location 0000H. The linear address generator addresses the display buffer sequentially starting at 0000H. Each subsequent row address is determined by the Offset register contents as described earlier under register description.

| SAM | CHAIN | MEMOPT | LSB   | Comment                               |
|-----|-------|--------|-------|---------------------------------------|
| 0   | 0     | 0      | A0    |                                       |
| 0   | 0     | 1      | A0    |                                       |
| 0   | 1     | 0      | PGSEL | PGSEL is D5 of data loaded by MODEIOW |
| 0   | 1     | 1      | A14   |                                       |
| 0   | 0     | 0      | A0    |                                       |
| 1   | 0     | 1      | A0    |                                       |
| 1   | 1     | 0      | A16   |                                       |
| 1   | 1     | 1      | A0    |                                       |

#### Table 1. LSB Address Select Scheme










Figure 18. CRT Controller Cursor Control

,<sup>an</sup>ii II II III, d<sup>an</sup>

# CHIPS.

#### Soft Scroll

The CRT Controller offers soft scrolling capability by presetting a value in the Preset Scan Register, R8. Figure 17 shows a typical example of how this can be achieved. As described earlier in the graphics display mode, the start address registers RC and RD define the address of the first pixel that is displayed on the screen. In the alphanumeric mode, the start address is the address of the first character which will be displayed in the first row. The Preset Scan Row register defines the starting row scan at which the display is actually started. The start address is latched by the CRT Controller during the vertical retrace period. The Preset Scan register is also loaded into the row scan counter during the same period. By updating the Start Address registers and the Preset Scan register, a smooth vertical scrolling effect can be created at a desired scroll rate. Note that the Preset Scan register should be set to zero for graphics modes. In this case the vertical scrolling can be controlled by updating the Start Address registers only. Figure 17 also illustrates how subsequent addresses are computed for a given raster scan.

#### **Cursor Control**

The height of the CURSOR is programmable through registers RA and RB. The memory address of the CURSOR is programmable through registers RE and RF. Figure 18 shows how the CURSOR height is controlled by setting the horizontal scan line equal to the contents of RA and then RB registers. In the same way, the underline is also controlled by setting the scan line counter one less than the contents of the underline register R14.

#### **Vertical Interrupt**

The 82C434A CRT Controller generates an interrupt at the end of a vertical display. The Vertical Display End controls the time when the interrupt becomes active. The interrupt can be used by the CPU to update the Enhanced Graphics CHIPSet during the vertical blanking interval. The interrupt output CRTINT is tri-stated when interrupt is in-active.



#### 82C434A Absolute Maximum Ratings

| Parameter             | Symbol           | Min. | Max.                 | Units |
|-----------------------|------------------|------|----------------------|-------|
| Supply Voltage        | V <sub>cc</sub>  | _    | 7.0                  | v     |
| Input Voltage         | V <sub>I</sub>   | -0.5 | V <sub>DD</sub> + .5 | v     |
| Output Voltage        | Vo               | -0.5 | V <sub>DD</sub> + .5 | v     |
| Operating Temperature | T <sub>op</sub>  | -25  | 85                   | С     |
| Storage Temperature   | T <sub>stg</sub> | -40  | 125                  | С     |

NOTE: Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions described under Operating Conditions.

#### 82C434A Operating Conditions

| Parameter           | Symbol          | Min. | Max. | Units |
|---------------------|-----------------|------|------|-------|
| Supply Voltage      | V <sub>cc</sub> | 4.75 | 5.25 | V     |
| Ambient Temperature | T <sub>A</sub>  | 0    | 70   | С     |

#### 82C434A DC Characterisitcs

| Parameter                                                                                                                | Symbol           | Min. | Max. | Units |
|--------------------------------------------------------------------------------------------------------------------------|------------------|------|------|-------|
| Input Low Voltage                                                                                                        | VIL              |      | 0.8  | V     |
| Input High Voltage (Note 1)                                                                                              | VIH              | 2.0  |      | v     |
| Output Low Voltage<br>I <sub>OL1</sub> =2mA (Note 2)<br>I <sub>OL2</sub> =4mA (Note 3)<br>I <sub>OL3</sub> =8mA (Note 4) | V <sub>OL</sub>  |      | 0.45 | v     |
| Output High Voltage<br>I <sub>OH</sub> = (Note 5)                                                                        | V <sub>OH</sub>  | 3.5  |      | V     |
| Input Low Current $0 < V_{IN} < V_{CC}$                                                                                  | I <sub>IL</sub>  |      | ±10  | μΑ    |
| Output Short Circuit Current<br>Vo=0V                                                                                    | I <sub>OS</sub>  |      | 20   | mA    |
| Power Supply Current @ 4 MHz Clock                                                                                       | I <sub>CC</sub>  |      | 20   | mA    |
| Output HI-Z Leak Current 0.45 < V <sub>OUT</sub> < V <sub>CC</sub>                                                       | I <sub>OZ1</sub> |      | ±10  | μA    |

#### NOTES:

 The following inputs require V<sub>IH</sub> = 3.0V (min.) D0-D7, BAV14-15, AAV14-15, MUX, CHAIN, GRAPHICS, CRT/CPU, CLOCK, CRL. All other inputs require V<sub>IH</sub> = 2.0 V (min.).

2.. For VRTC, SYNC CURSOR and DE only.

3. For CRTINT, BLANK, and VIN only.

4. All other outputs and bidirectional pins.


5.  $I_{OH}$  for the pin equal to  $I_{OL}$  for that pin.

25

# 82C434A AC Characteristics (T<sub>A</sub> = 0° C to 70° C, V<sub>CC</sub> = 5V $\pm$ 5%)


| Sym | Description                                                     | Min. | Max. | Units |
|-----|-----------------------------------------------------------------|------|------|-------|
| t1  | M0D0-D0D7 set-up to CRT Latch (CRTL) going high                 | 5    | _    | ns    |
| t2  | M0D0-D0D7 hold time after CRT Latch (CRTL) goes high            |      | _    | ns    |
| t3  | M0D0-D0D7 set-up to Line Graphics (LG) delay                    |      | 36   | ns    |
| t4  | CRT Latch (CRTL) low period                                     |      | _    | ns    |
| t5  | CPU addresses to RAM addresses delay                            |      | 60   | ns    |
| t6  | MUX to RAM address delay                                        |      | 40   | ns    |
| t7  | Address A0 to transistion to IOW low delay                      |      | _    | ns    |
| t8  | IOW going high to address A0 transition                         | 25   | _    | ns    |
| t9  | Data set-up time to IOW or MODEIOW high                         | 40   | _    | ns    |
| t10 | Data hold after IOW or MODEIOW go high                          | 25   | _    | ns    |
| t11 | IOW low period                                                  | 140  | _    | ns    |
| t12 | MODEIOW low period                                              | 100  |      | ns    |
| t13 | IOR active to data valid                                        | 4    | 40   | ns    |
| t14 | IOR in-active to data bus tri-state                             | 2    | 30   | ns    |
| t15 | Clock low period                                                | 140  | _    | ns    |
| t16 | Clock high period                                               | 110  | _    | ns    |
| t17 | Clock low to BLANK, HIN, DE, SYNC and CURSOR (for cursor) delay | 2    | 60   | ns    |
| t18 | Clock low to CURSOR for underline delay                         |      | 135  | ns    |
| t19 | Clock low to VIN and VRTC delay                                 |      | 100  | ns    |
| t20 | Clock high to RAM address delay                                 | 3    | 40   | ns    |

# CHIPS\_







#### **40-Pin Plastic Dual-In-Line Package**



68-Pin Plastic Leaded Chip Carrier










UNIT (mm)



### **Ordering Information**

| Order Number                                                                                                    | Package Type<br>Note 1 | Operating Range<br>Note 2 |
|-----------------------------------------------------------------------------------------------------------------|------------------------|---------------------------|
| P82C431                                                                                                         | PLCC-68                | С                         |
| P82C432A                                                                                                        | PDIP-40                | С                         |
| F82C432A                                                                                                        | PFP-44                 | С                         |
| F82C432B                                                                                                        | PFP-44                 | С                         |
| P82C433                                                                                                         | PDIP-40                | С                         |
| F82C433                                                                                                         | PFP-44                 | С                         |
| P82C434A                                                                                                        | PLCC-84                | С                         |
| the second se |                        |                           |

NOTE 1: PLCC-84 Plastic Lead Chip Carrier in 84 pins PDIP-40 Plastic Dual-in-Line in 40 pins PFP-44 Plastic Flat Pack in 44 pins

NOTE 2: Commercial range,  $0-70^\circ$  C,  $\pm 5\%$  Supply Voltage NOTE 3: CHIPSet ordering should be done as follows: CS8240 = P82C431 + P82C432A + P82C433 + P82C434A CS8240A = P82C431 + F82C432A + F82C433 + P82C434A CS8240B = P82C431 + F82C432B + F82C433 + P82C434A

# CHIP5.

### CANADA DISTRIBUTORS

#### Electro Source Inc.

39 Robertson Rd., Ste. 233 The Bell Mews Mall Nepean, Ontario Canada K2H 8R2 Phone: 613-726-1452 Fax: 613-726-8834

#### Electro Source Inc.

230 Galaxy Blvd. Rexdale, Ontario Canada M9W 5R8 Phone 416-675-4490 Telex: 6-989271

#### Electro Source Inc.

6600 TransCanada Hwy. Suite 510 Pointe Claire, Quebec Canada H9R 4S2 Phone: 514-694-0404 Fax: 514-694-8501

## U.S. DISTRIBUTORS

**Quality Components** 

4900 University Square Suite 20 Huntsville, AL 35816 Phone: 205-830-1881

#### Hall-Mark

4900 Bradford Drive Huntsville, AL 35816 Phone: 205-837-8700

### ARIZONA

Anthem 1727 East Webber Drive Tempe, AZ 85281 Phone: 602-966-6600

Hall-Mark 4040 E. Raymond Phoenix, AZ 85040 Phone: 602-437-1200

#### CALIFORNIA

Anthem 20640 Bahama Street Chatsworth, CA 91311 Phone: 818-700-1000

#### Anthem

One Oldfield Drive Irvine, CA 92718-2809 Phone: 714-768-4444

#### Anthem

4700 Northgate Boulevard Sacramento, CA 95834 Phone: 916-922-6800

#### Anthem

9369 Carroll Park Drive San Diego, CA 92121 Phone: 619-453-9005

#### Anthem 10400 East Brokaw San Jose, CA 95131 Phone: 408-295-4200

Hall-Mark 8130 Remmet Avenue Canoga Park, CA 91304 Phone: 818-716-7300

#### Hall-Mark 6341 Auburn Blvd., Suite D Citrus Heights, CA 95610 Phone: 916-722-8600

Hall-Mark 3878 Ruffin Rd., Suite B San Diego, CA 92123 Phone: 619-268-1201

#### Hall-Mark 1110 Ringwood Ct. San Jose, CA 95131 Phone: 408-946-0900

Hall-Mark 19220 S. Normandie Avenue Torrance, CA 90502 Phone: 213-217-8400

Hall-Mark 14831 Franklin Avenue Tustin, CA 92680 Phone: 714-669-4700

#### COLORADO

Anthem 8200 South Akron Street Englewood, CO 80112 Phone: 303-790-4500

#### Hall-Mark 6950 S. Tucson Way Englewood, CO 80112 Phone: 303-790-1662

#### CONNECTICUT

Lionex 170 Research Parkway Meriden, CT 06450 Phone: 203-237-2282

#### Hall-Mark

33 Village Lane Wallingford, CT 06492 Phone: 203-269-0100

### FLORIDA

Hall-Mark 15302 Roosevelt Blvd. Suite 303 Clearwater, FL 33520 Phone: 813-530-4543

#### Hall-Mark 7648 Southland Blvd. Suite 100 Orlando, FL 32809

Phone: 305-855-4020

#### Hall-Mark 3161 S.W. 15th Street

Pompano Beach, FL 33069-4806 Phone: 305-971-9280

Quality Components Florida Phone: 800-241-0037

GEORGIA

#### Hall-Mark 6410 Atlantic Blvd. Suite 115 Norcross, GA 30071 Phone: 404-447-8000

Quality Components 6350-F McDonough Drive Norcross, GA 30093 Phone: 404-449-9508

#### ILLINOIS

Hall-Mark/N.C. Regional Systems Warehouse 210 Mittel Drive WoodDale, IL 60191 Phone: 312-680-3800

#### INDIANA

#### Hall-Mark 4275 W. 96th Street Indianapolis, IN 46268 Phone: 317-872-8875 800-423-6638 (INDIANA) 800-772-0112 (KENTUCKY)

#### KANSAS

Hall-Mark/Kansas City 10809 Lakeview Drive

Lenexa, KS 66215 Phone: 913-888-4747

### MASSACHUSETTS

Hall-Mark 6 Cook Street Bilerica, MA 01821 Boston 617-935-9777 Phone: 617-667-0902

Lionex 36 Jonspin Road Wilmington, MA 01887 Phone: 617-657-5170

#### MARYLAND

Hall-Mark/Baltimore 10240 Old Columbia Road Columbia, MD 21046 Phone: 301-988-9800

Lionex 9020A Mendenhall Court Columbia, MD 21045 Phone: 301-964-0040

#### MINNESOTA

Hall-Mark 10300 Valley View Eden Prairie, MN 55344 Phone: 612-941-2600

#### MISSOURI

Hall-Mark/St. Louis 13750 Shoreline Drive Earth City, MO 63045 Phone: 314-291-5350

#### NORTH CAROLINA

Hall-Mark 5237 N. Blvd. Raleigh, NC 27604 Phone: 919-872-0712

Quality Components 2940-15 Trawick Road Raleigh, NC 27604 Phone: 919-876-7767

#### NEW JERSEY

Lionex 311 Route 46 West Fairfield, NJ 07006 Phone: 201-227-7960

#### Lionex

311 Route 46 West Fairfield, NJ 07006 Phone: 201-227-7960

Hall-Mark 107 Fairfield Road Ste. 1B Fairfield, NJ 07006 Phone: 201-575-4415

Hall-Mark 1000 Midlantic Drive Mt. Laurel, NJ 08054 Phone: 609-235-1900

Hall-Mark 10 Old Bloomfield Ave. Pinebrook, NJ 07058 Phone: 201-882-9773

#### **NEW YORK**

Hall-Mark 101 Comac Loop RonKonKoma, NY 11779 Phone: 516-737-0600

Lionex 400 Oser Avenue Hauppauge, NY 11787 Phone: 516-273-1660

#### OHIO

Hall-Mark 5821 Harper Road Solon, OH 44139 Phone: 216-349-4632

Hall-Mark 400 E. Wilson Bridge Road Suite 5 Worthington, OH 43085 Phone: 614-888-3313

#### OKLAHOMA

Hall-Mark 2500 N. Hemlock Lane Broken Arrow, OK 74012 Phone: 1-800-327-9989

Quality Components 9934 E. 21st Street South Tulsa, OK 74129 Phone: 918-664-8812

#### OREGON

Anthem 15812 S.W. Uppert Boones Ferry Road Lake Oswego, OR 97034 Phone: 503-684-2661

#### PENNSYLVANIA

Lionex 101 Rock Road Horsham, PA 19044 Phone: 215-443-5150

#### TEXAS

Hall-Mark 12211 Technology Blvd. Austin, TX 78727 Phone: 512-258-8848

Hall-Mark 11420 Page Mill Road Dallas, TX 75243 Phone: 214-553-4300

Hall-Mark 8000 Westglen Houston, TX 77063 Phone: 713-781-6100

Quality Components 4257 Kellway Circle Addison, TX 75001 Phone: 214-733-4300

Quality Components 2120-M Braker Lane Austin, TX 78758 Phone: 512-835-0220

Quality Components 1005 Industrial Boulevard Sugar Land, TX 77478 Phone: 713-240-2255

UTAH

Anthem 1615 West 2200 South Salt Lake City, UT 84119 Phone: 801-973-8555

Hall-Mark

2265 S. 1300 West West Valley, UT 84119 Phone: 801-972-1008

#### WASHINGTON

Anthem 5020 148th Avenue N.E. Redmond, WA 98052 Phone: 206-881-0850

#### WISCONSIN

Hall-Mark 16255 W. Lincoln Avenue New Berlin, WI 53151 Phone: 414-797-7844

## CHIPS.

### FAR EAST DISTRIBUTORS

#### American MITAC

Corporation 3385 Viso Court Santa Clara, CA 95054 U.S.A. Phone: 408-988-0258 Telex: 9103382201 MECTEL Fax: 408-980-9742

#### AUSTRALIA

#### **R&D Electronics**

4 Florence Street Burwood, Victoria Australia 3125 Phone: 61-3-288 8911 Fax: 61-3-2889168

#### HONG KONG

Wong's Kong King Ltd. 8/F Sime Darby Ind. Bldg. 420 Kwun Tong Road Kwun Tong, Hong Kong Phone: 852 3-450121 Telex: 36810 WKKL HX Fax: 852 3-7551128

#### ISRAEL

Hitek Ltd. 45, Basel St. TEL-AVIV, ISRAEL Phone: 972 03/457917 Telex: 922361701HTK1

### JAPAN

#### ASCII Corporation

SAT-I Bidg., 3F 2-20-4, Minami Aoyama Minato-ku Tokyo 107 Japan Phone: 03-470-0486 Telex: J28764ASCII Fax: 03-470-0522

#### KOREA

#### Kortronics Enterprises

Rm. 307 9-Dong B-Block #604-1 Guro-Dong, Guro-Gu Seoul, Korea Phone: 82 2 635-1043 Fax: 82 2 675-0514

#### SINGAPORE

Computer Engineering Systems PTE, Ltd. 73 Ayer Rajah Crescent #02-14/21 Ayer Rajah Industrial Estate Singapore 0513 Phone: 7797377 Telex: RS25223 CESPL Fax: 657787142

#### TAIWAN, R.O.C.

Micro Electronic Inc. (Head Office) 8th FI., 585 Ming Sheng E. Rd. Taipei, Taiwan R.O.C. Phone: 886(02)5018231 Telex: 11942 TAIAUTO Fax: 886-2-5014265

### EUROPEAN DISTRIBUTORS

#### BELGIUM

Auriema Belgium S.A./N.V. Rue Brogniezstraat 172-A B-1070 Bruxelles Brussels Phone: (02) 523-62-95 Telex: 21646

#### FINLAND

OY Fintronic AB Melkonkatu 24A SF-00210 Helsinki, Finland Phone: 358 06926022 Telex: 857124224 FTRON SF Fax: 358 0 674886

#### FRANCE

#### A2M

6. Av. du General de Gaulle 78150 Le Chesnay France Phone: 33 39.54.91.13 Telex: 842698376 F Fax: 331 39.54.30.61

#### GERMANY

#### Rein Elektronik GmbH

Loetscher Weg 66 Postfach 5160 D-4054 Nettetal 1 West Germany Phone: 49 (02153) 733-0 Telex: 841854203B REIN D (or 854251B REIN D) Fax: 49 02153-733110

#### ITALY

Eledra S.p.A. Via G. Watt 37 20143 Milano Viale Elvezia 18 Italy Phone: 39 (02) 81.82.1 Telex: 843332332 Fax: 39 (02) 81.82.211

#### NETHERLANDS

#### Auriema Nederland B.V.

Doornakkersweg 26 5642 MP Eindhoven Netherlands Phone: 31 (0) 40-816565 Telex: 84451992 Fax: 31 (0) 40-811815

#### SPAIN

Compania Electronica de Tecnicas Aplicadas, S.A. (Comelta) (Main Branch) Emilio Munoz, num. 41 nave 1-1-2 28037 Madrid, Spain Phone: 34 754 30 01 Telex: 83142007 CETA E

#### Compania Electronica de Tecnicas Aplicadas, S.A. (Comelta)

Pedro IV, num. 84-5 planta 08005 Barcelona, Spain Phone: 300 77 12 (8 lineas) Telex: 83151934 CETA E

#### SWEDEN (Nordic Countries)

#### Nordisk Elektronik A.B. (Main Branch) Box 1409

S-171 27 Solna Sweden Phone: 46 08-734 97 70 Fax: 46 08-27 22 04 Telex: 85410547 NORTRON S

#### Nordisk Elektronik A/S

P.O. Box 123 Smedsvingen 4 1364 Hvalstad Norway Phone: 47 02 84 62 10 Fax: 47 02 84 65 45 Telex: 85677546 NENASN

#### Nordisk Elektronik A/S

Transformervej 17 DK-2730 Herlev Denmark Telex: 85535200 NORDEL DK

#### SWITZERLAND

#### DataComp

Silbernstrasse 10 CH-9853 Dietikon Switzerland Phone: 41 01 740 51 40 Telex: 827750 DACO Fax: 41 1-7413423

#### UNITED KINGDOM

Katakana Limited Manhattan House Bridge Road Maidenhead, Berkshire SL6 8DB United Kingdom Phone: Maidenhead 44 (0628) 75641 Telex: 846775 KATKAN Fax: 44 (0628) 782812

### CANADA SALES REPRESENTATIVES

Electro Source Inc. 39 Robertson Rd., Ste. 233 The Bell Mews Mall Nepean, Ontario Canada K2H 8R2 Phone: 613-726-1452 Fax: 613-726-8834

#### **Electro Source Inc.**

215 Carlingview Drive Suite 303 Rexdale, Ontario, Canada M9W 5X8 Phone: 416-675-4490

#### **Electro Source Inc.**

6600 TransCanada Hwy. Suite 510 Pointe Claire, Quebec Canada H9R 4S2 Phone: 514-694-0404 Fax: 514-694-8501

### REGIONAL SALES OFFICES

#### NORTHEAST REGION: SALES OFFICE

Chips & Technologies, Inc. One Wall Street Burlington Office Park Burlington, MA 01803 Phone: 617-273-3500 Fax: 617-273-5394

#### MID-AMERICA REGION: SALES OFFICE

#### Chips & Technologies, Inc. 15415 Katy Freeway

Suite 209 Houston, TX 77094 Phone: 713-579-9633 Fax: 713-579-9557

#### WÉSTERN REGION: SALES OFFICE

### Chips & Technologies, Inc.

2055 Gateway Place #220 San Jose, CA 95110 Phone: 408-437-8877 408-437-0959

#### Chips & Technologies, Inc.

18201 Von Karman Ave. Suite 310 Irvine, CA 92715 Phone: 714-852-8721 Fax: 714-852-8912

## CHIPS.

### U.S. SALES REPRESENTATIVES

#### ALABAMA

The Novus Group, Inc. 2905 Westcorp Blvd. Suite 120 Huntsville, AL 35805 Phone: 205-534-0044

#### ARIZONA

Reptronix 1729 E. McLellan Road Mesa, AZ 85203 Phone: 602-964-2362

**Reptronix** 450 W. Cool Dr. #325 Tucson, AZ 85704 Phone: 602-297-7569

#### CALIFORNIA

Magna Sales 3333 Bowers Avenue Suite 251 Santa Clara, CA 95054 Phone: 408-727-8753

S.C. Cubed 468 Pensfield Place Suite 101A Thousand Oaks, CA 91360 Phone: 805-496-7307

**S.C. Cubed** 17862 17th St. East Building Suite 207 Tustin, CA 92680 Phone: 714-731-9206

#### COLORADO

Wescom Marketing, Inc. 4851 Independence Street Suite 159 Wheat Ridge, CO 80033 Phone: 303-422-8957

#### FLORIDA

#### **Dyne-A-Mark** Corporation

573 South Duncan Avenue Clearwater, FL 33516 Phone: 813-441-4702 Tampa: 813-223-7969

Dyne-A-Mark Corporation 1001 Northwest 62nd Street Suite 108 Ft. Lauderdale, FL 33309 Phone: 305-771-6501

#### GEORGIA

The Novus Group, Inc. 4556 Canda Drive Lilburn, GA 30247 Phone: 404-381-1015

#### ILLINOIS

Micro-Tex, Inc. 2400 West Central Road Hoffman Estates, IL 60196 Phone: 312-382-3001

#### INDIANA

Giesting & Associates 101 East Carmel Drive Suite 210 Carmel, IN 46032 Phone: 317-844-5222

Giesting & Associates 1246 Sowles Bay Road R.R. #2 – Box 505 Angola, IN 46703 Phone 219-833-1960

#### MARYLAND

Micro-Comp, Inc. 1421 South Caton Ave. Baltimore, MD 21227-1082 Phone: 301-644-5700

#### MASSACHUSETTS

Mill-Bern Associates, Inc. 2 Mack Road Woburn, MA 01801 Phone: 617-932-3311

#### MICHIGAN

Giesting & Associates 5654 Wendzell Drive Coloma, MI 49038 Phone: 616-468-4200

Giesting & Associates 21999 Farmington Road Suite 400 Farmington Hills, MI 48024 Phone: 313-478-8106

#### MINNESOTA

High Technology Sales Assoc. 11415 Valley View Road Eden Prairie, MN 55344 Phone: 612-944-7274

#### **NEW JERSEY**

#### T.A.I.

12 South Blackhorse Pike Bellmawr, New Jersey 08031 Phone: NJ: 609-933-2600 PA: 215-627-6615

#### NEW MEXICO

Reptronix 237-C Eubank Blvd. NE Albuquerque, NM 87123 Phone: 505-292-1718

### NEW YORK

ERA, Incorporated 351 Veterans Memorial Hwy. Commack, NY 11725 Phone: 516-543-0510

L-Mar Associates 349 W. Commercial St. Suite 2285 E. Rochester, NY 14445 Phone: 716-381-9100

#### NORTH CAROLINA

The Novus Group, Inc. 5337 Trestlewood Lane Raleigh, NC 27610 Phone: 919-833-7771

#### OHIO

#### **Giesting & Associates**

2854 Blue Rock Road P.O. Box 39398 Cincinnati, OH 45239 Phone: 513-385-1105

Giesting & Associates 26250 Euclid Avenue Suite 525 Cleveland, OH 44132 Phone: 216-261-9705

Giesting & Associates 8843 Washington Colony Drive

Dayton, OH 45459 Phone: 513-433-5832

#### OREGON

L-Squared Limited 15234 NW Greenbrier Pkwy. Beaverton, OR 97006 Phone: 503-629-8555

#### PENNSYLVANIA

Giesting & Associates 471 Walnut Street Pittsburgh, PA 15238 Phone: 412-963-5832

### TEXAS

OM Sales 13915 Burnet Road Suite 301 Austin, TX 78728 Phone: 512-388-1151

**OM Sales** 10500 Richmond Ave. Suite 115 Houston, TX 77042 Phone: 713-789-4426

#### **OM Sales**

2323 N. Central Expwy. Suite 150 Richardson, TX 76080 Phone: 214-690-6746

79

#### UTAH

Wescom Marketing, Inc. 3499 S. Main Salt Lake City, UT 84115 Phone: 801-269-0419

#### WASHINGTON

L-Squared Limited 105 Central Way Suite 203

Kirkland, WA 98033 Phone: 206-827-8555

#### WISCONSIN

Micro-Tex, Inc. 22660 Broadway Suite 3B Waukesha, WI 53186 Phone: 414-542-5352

## CHIPS\_

7-13-88 RECEIVED

PAGE REF\_\_\_\_\_

RESEARCHED 7-25-88 CC

## **CHIPS**

ंশ

007239 🗸

Chips and Technologies, Incorporated 3050 Zanker Road, San Jose, CA 95134 408-434-0600 Telex 272929 CHIP UR

IBM, AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, Monochrome Adapter, IBM Color Display, IBM Monochrome Display are trademarks of International Business Machines.

Intel, iAPX 386 are trademarks of Intel Corporation.

MOTOROLA is a trademark of Motorola.

Hercules Graphics is a trademark of Hercules Computer Technology.

Lotus is a trademark of Lotus Corporation.

Microsoft is a trademark of Microsoft.

CHIPSet, CHIPSpak, CHIPSport, SharpScan EGA, ChipsLink, MicroCHIPS are trademarks of Chips and Technologies, Inc.

Copyright® 1985, 1986, 1987 Chips and Technologies, Inc.

Chips and Technologies, Inc. makes no warranty for the use of Sports and bears no responsibility for any errors which may appear in this document.

Chips and Techonologies, Inc. retains the right to make changes to these specifications at any time without notice.

80\_\_\_\_