

GENERAL DESCRIPTION

The XRT75R12 is a twelve channel fully integrated Line Interface Unit (LIU) featuring EXAR's R³ Technology (Reconfigurable, Relayless Redundancy) for E3/DS3/STS-1 applications. The LIU incorporates 12 independent Receivers, Transmitters and Jitter Attenuators in a single 420 Lead TBGA package.

Each channel of the XRT75R12 can be independently configured to operate in E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz). Each transmitter can be turned off and tri-stated for redundancy support or for conserving power.

The XRT75R12's differential receiver provides high noise interference margin and is able to receive data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT75R12 incorporates an advanced crystal-less jitter attenuator per channel that can be selected either in the transmit or receive path. The jitter

attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications.


The XRT75R12 provides a Parallel Microprocessor Interface for programming and control.

The XRT75R12 supports analog, remote and digital loop-backs. The device also has a built-in Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error for diagnostic purposes.

APPLICATIONS

- E3/DS3 Access Equipment
- DSLAMs
- Digital Cross Connect Systems
- CSU/DSU Equipment
- Routers
- Fiber Optic Terminals

FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R12



ORDERING INFORMATION

| PART NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE |
|-------------|---------------|-----------------------------|
| XRT75R12IB | 420 Lead TBGA | -40°C to +85°C |

FEATURES

RECEIVER

- R³ Technology (Reconfigurable, Relayless Redundancy)
- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3/STS-1 Jitter Tolerance Requirement
- Detects and Clears LOS as per G.775
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- Provides low jitter output clock

TRANSMITTER

- R³ Technology (Reconfigurable, Relayless Redundancy)
- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- Each Transmitter can be turned on or off
- Transmitters provide Current Output Drive

JITTER ATTENUATOR

- On chip advanced crystal-less Jitter Attenuator for each channel
- Jitter Attenuator can be selected in Receive, Transmit path, or disabled
- Meets ETSI TBR 24 Jitter Transfer Requirements
- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- 16 or 32 bits selectable FIFO size

CONTROL AND DIAGNOSTICS

- Parallel Microprocessor Interface for control and configuration
- Supports optional internal Transmit driver monitoring
- Each channel supports Analog, Remote and Digital Loop-backs

- Single 3.3 V \pm 5% power supply
- 5 V Tolerant digital inputs
- Available in 420 pin TBGA Thermally enhanced Package
- - 40°C to 85°C Industrial Temperature Range

TRANSMIT INTERFACE CHARACTERISTICS

- Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- Integrated Pulse Shaping Circuit
- Built-in B3ZS/HDB3 Encoder (which can be disabled)
- Accepts Transmit Clock with duty cycle of 30%-70%
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102_1993
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE
- Transmitter can be turned off in order to support redundancy designs

RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization (optional) for optimal Clock and Data Recovery
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications
- Declares Loss of Lock (LOL) Alarm
- Built-in B3ZS/HDB3 Decoder (which can be disabled)
- Recovered Data can be muted while the LOS Condition is declared
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment

TABLE OF CONTENTS

GENERAL DESCRIPTION..... 1

 APPLICATIONS 1

 FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R12 1

ORDERING INFORMATION 1

 FEATURES..... 2

 TRANSMIT INTERFACE CHARACTERISTICS 2

 RECEIVE INTERFACE CHARACTERISTICS 2

PIN DESCRIPTIONS (BY FUNCTION)..... 3

 SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS..... 3

 SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS 6

 RECEIVE LINE SIDE PINS 8

 CLOCK INTERFACE..... 9

 GENERAL CONTROL PINS 10

 POWER SUPPLY PINS 12

 GROUND PINS..... 13

FUNCTIONAL DESCRIPTION 18

1.0 R3 TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY) 18

1.1 NETWORK ARCHITECTURE 18

 FIGURE 2. NETWORK REDUNDANCY ARCHITECTURE 18

2.0 CLOCK SYNTHESIZER 19

2.1 CLOCK DISTRIBUTION 19

 FIGURE 4. CLOCK DISTRIBUTION CONFIGURED IN E3 MODE WITHOUT USING SFM..... 19

 FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE INPUT CLOCK CIRCUITRY DRIVING THE MICROPROCESSOR 19

3.0 THE RECEIVER SECTION 20

 FIGURE 5. RECEIVE PATH BLOCK DIAGRAM 20

3.1 RECEIVE LINE INTERFACE 20

 FIGURE 6. RECEIVE LINE INTERFACE CONNECTION..... 20

3.2 ADAPTIVE GAIN CONTROL (AGC) 21

3.3 RECEIVE EQUALIZER 21

 FIGURE 7. ACG/EQUALIZER BLOCOK DIAGRAM..... 21

3.3.1 RECOMMENDATIONS FOR EQUALIZER SETTINGS 21

3.4 CLOCK AND DATA RECOVERY 21

 3.4.1 DATA/CLOCK RECOVERY MODE 21

 3.4.2 TRAINING MODE..... 21

3.5 LOS (LOSS OF SIGNAL) DETECTOR 22

 3.5.1 DS3/STS-1 LOS CONDITION 22

 3.5.2 DISABLING ALOS/DLOS DETECTION 22

 TABLE 2: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REQEN (DS3 AND STS-1 APPLICATIONS) 22

3.5.3 E3 LOS CONDITION:..... 23

 FIGURE 8. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775 23

 FIGURE 9. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775 23

3.5.4 INTERFERENCE TOLERANCE..... 24

 FIGURE 10. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1 24

 FIGURE 11. INTERFERENCE MARGIN TEST SET UP FOR E3..... 24

 TABLE 3: INTERFERENCE MARGIN TEST RESULTS 25

3.5.5 MUTING THE RECOVERED DATA WITH LOS CONDITION:..... 26

3.6 B3ZS/HDB3 DECODER 26

 FIGURE 12. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING..... 26

4.0 THE TRANSMITTER SECTION 27

 FIGURE 13. TRANSMIT PATH BLOCK DIAGRAM 27

4.1 TRANSMIT DIGITAL INPUT INTERFACE 27

 FIGURE 14. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75R12 (DUAL-RAIL DATA) 27

 FIGURE 15. TRANSMITTER TERMINAL INPUT TIMING..... 28

 FIGURE 16. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED) 28

4.2 TRANSMIT CLOCK 29

4.3 B3ZS/HDB3 ENCODER 29

 4.3.1 B3ZS ENCODING 29

 4.3.2 HDB3 ENCODING..... 29

| | |
|--|-----------|
| FIGURE 17. DUAL-RAIL DATA FORMAT (ENCODER AND DECODER ARE DISABLED)..... | 29 |
| FIGURE 18. B3ZS ENCODING FORMAT | 29 |
| 4.4 TRANSMIT PULSE SHAPER | 30 |
| FIGURE 20. TRANSMIT PULSE SHAPE TEST CIRCUIT..... | 30 |
| 4.4.1 GUIDELINES FOR USING TRANSMIT BUILD OUT CIRCUIT | 30 |
| FIGURE 19. HDB3 ENCODING FORMAT | 30 |
| 4.5 E3 LINE SIDE PARAMETERS | 31 |
| FIGURE 21. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703 | 31 |
| TABLE 4: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS..... | 32 |
| FIGURE 22. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS..... | 33 |
| TABLE 5: STS-1 PULSE MASK EQUATIONS | 33 |
| TABLE 6: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)..... | 34 |
| FIGURE 23. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499 | 34 |
| TABLE 8: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)..... | 35 |
| TABLE 7: DS3 PULSE MASK EQUATIONS..... | 35 |
| 4.6 TRANSMIT DRIVE MONITOR | 36 |
| 4.7 TRANSMITTER SECTION ON/OFF | 36 |
| FIGURE 24. TRANSMIT DRIVER MONITOR SET-UP..... | 36 |
| 5.0 JITTER | 37 |
| 5.1 JITTER TOLERANCE | 37 |
| 5.1.1 DS3/STS-1 JITTER TOLERANCE REQUIREMENTS | 37 |
| FIGURE 25. JITTER TOLERANCE MEASUREMENTS..... | 37 |
| 5.1.2 E3 JITTER TOLERANCE REQUIREMENTS..... | 38 |
| FIGURE 26. INPUT JITTER TOLERANCE FOR DS3/STS-1 | 38 |
| FIGURE 27. INPUT JITTER TOLERANCE FOR E3..... | 38 |
| 5.2 JITTER TRANSFER | 39 |
| 5.3 JITTER ATTENUATOR | 39 |
| TABLE 9: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)..... | 39 |
| TABLE 10: JITTER TRANSFER SPECIFICATION/REFERENCES | 39 |
| 5.3.1 JITTER GENERATION..... | 40 |
| TABLE 11: JITTER TRANSFER PASS MASKS..... | 40 |
| FIGURE 28. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE | 40 |
| 6.0 DIAGNOSTIC FEATURES | 41 |
| 6.1 PRBS GENERATOR AND DETECTOR | 41 |
| FIGURE 29. PRBS MODE | 41 |
| 6.2 LOOPBACKS | 42 |
| 6.2.1 ANALOG LOOPBACK..... | 42 |
| FIGURE 30. ANALOG LOOPBACK | 42 |
| 6.2.2 DIGITAL LOOPBACK..... | 43 |
| 6.2.3 REMOTE LOOPBACK..... | 43 |
| FIGURE 31. DIGITAL LOOPBACK | 43 |
| FIGURE 32. REMOTE LOOPBACK..... | 43 |
| 6.3 TRANSMIT ALL ONES (TAOS) | 44 |
| FIGURE 33. TRANSMIT ALL ONES (TAOS) | 44 |
| 7.0 MICROPROCESSOR INTERFACE BLOCK | 45 |
| TABLE 12: SELECTING THE MICROPROCESSOR INTERFACE MODE..... | 45 |
| FIGURE 34. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK | 45 |
| 7.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS | 46 |
| TABLE 13: XRT75R12 MICROPROCESSOR INTERFACE SIGNALS..... | 46 |
| 7.2 ASYNCHRONOUS AND SYNCHRONOUS DESCRIPTION | 47 |
| TABLE 14: ASYNCHRONOUS TIMING SPECIFICATIONS..... | 48 |
| FIGURE 35. ASYNCHRONOUS μ P INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS..... | 48 |
| FIGURE 36. SYNCHRONOUS μ P INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS..... | 49 |
| TABLE 15: SYNCHRONOUS TIMING SPECIFICATIONS..... | 49 |
| 7.3 REGISTER MAP | 50 |
| TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R12..... | 50 |
| THE GLOBAL/CHIP-LEVEL REGISTERS | 59 |
| REGISTER DESCRIPTION - GLOBAL REGISTERS | 59 |
| TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS..... | 59 |
| TABLE 18: APS/REDUNDANCY TRANSMIT CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00) | 59 |
| TABLE 19: APS/REDUNDANCY TRANSMIT CONTROL REGISTER - CR8 (ADDRESS LOCATION = 0x08) | 60 |
| TABLE 20: CHANNEL LEVEL INTERRUPT ENABLE REGISTER - CR96 (ADDRESS LOCATION = 0x60) | 61 |
| TABLE 21: CHANNEL LEVEL INTERRUPT ENABLE REGISTER - CR224 (ADDRESS LOCATION = 0xE0)..... | 62 |

| | |
|--|-----------|
| TABLE 22: THE ABOVE IS: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR97 (ADDRESS LOCATION = 0x61) | 63 |
| TABLE 23: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR225 (ADDRESS LOCATION = 0xE1)..... | 63 |
| TABLE 24: DEVICE/PART NUMBER REGISTER - CR110 (ADDRESS LOCATION = 0x6E) | 64 |
| TABLE 25: CHIP REVISION NUMBER REGISTER - CR111 (ADDRESS LOCATION = 0x6F) | 64 |
| THE PER-CHANNEL REGISTERS..... | 65 |
| REGISTER DESCRIPTION - PER CHANNEL REGISTERS..... | 66 |
| TABLE 26: XRT75R12 REGISTER MAP SHOWING INTERRUPT ENABLE REGISTERS (IER_N)..... | 66 |
| TABLE 27: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL N ADDRESS LOCATION = 0XM1 | 66 |
| TABLE 28: XRT75R12 REGISTER MAP SHOWING INTERRUPT STATUS REGISTERS (ISR_N)..... | 68 |
| TABLE 29: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL N ADDRESS LOCATION = 0XM2 | 68 |
| TABLE 30: XRT75R12 REGISTER MAP SHOWING ALARM STATUS REGISTERS (AS_N) | 70 |
| TABLE 31: ALARM STATUS REGISTER - CHANNEL N ADDRESS LOCATION = 0XM3..... | 70 |
| TABLE 32: XRT75R12 REGISTER MAP SHOWING TRANSMIT CONTROL REGISTERS (TC_N)..... | 74 |
| TABLE 33: TRANSMIT CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM4 | 74 |
| TABLE 34: XRT75R12 REGISTER MAP SHOWING RECEIVE CONTROL REGISTERS (RC_N) | 76 |
| TABLE 35: RECEIVE CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM5 | 76 |
| TABLE 36: XRT75R12 REGISTER MAP SHOWING CHANNEL CONTROL REGISTERS (CC_N) | 77 |
| TABLE 37: CHANNEL CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM6 | 77 |
| TABLE 38: XRT75R12 REGISTER MAP SHOWING JITTER ATTENUATOR CONTROL REGISTERS (JA_N) | 80 |
| TABLE 39: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM7 | 80 |
| TABLE 40: XRT75R12 REGISTER MAP SHOWING ERROR COUNTER MSBYTE REGISTERS (EM_N)..... | 81 |
| TABLE 41: ERROR COUNTER MSBYTE REGISTER - CHANNEL N ADDRESS LOCATION = 0XMA..... | 81 |
| TABLE 42: XRT75R12 REGISTER MAP SHOWING ERROR COUNTER LSBYTE REGISTERS (EL_N)..... | 82 |
| TABLE 43: ERROR COUNTER LSBYTE REGISTER - CHANNEL N ADDRESS LOCATION = 0XMB..... | 82 |
| TABLE 44: XRT75R12 REGISTER MAP SHOWING ERROR COUNTER HOLDING REGISTERS (EH_N)..... | 82 |
| TABLE 45: ERROR COUNTER HOLDING REGISTER - CHANNEL N ADDRESS LOCATION = 0XMC | 83 |
| 8.0 ELECTRICAL CHARACTERISTICS | 84 |
| TABLE 46: ABSOLUTE MAXIMUM RATINGS | 84 |
| TABLE 47: DC ELECTRICAL CHARACTERISTICS:..... | 84 |
| ORDERING INFORMATION | 85 |
| PACKAGE DIMENSIONS - | 85 |
| REVISIONS | 86 |

PIN DESCRIPTIONS (BY FUNCTION)

SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| P4 | TxON | I | <p>Transmit On/Off Input</p> <p>Upon power up, the transmitters are powered on. Turning the transmitters On or Off is selected through the microprocessor interface by programming the appropriate channel register if this pin is pulled "High". If the TxON pin is pulled "Low", all 12 transmitters are powered off.</p> <p><i>NOTE: TxON is ideal for redundancy applications. See the R³ Technology section of this datasheet for more details. Internally pulled "High".</i></p> |
| F22 AA22 H22 Y23 G26 AA25 G1 AA2 H5 Y4 F5 AA5 | TxCLK0 TxCLK1 TxCLK2 TxCLK3 TxCLK4 TxCLK5 TxCLK6 TxCLK7 TxCLK8 TxCLK9 TxCLK10 TxCLK11 | I | <p>Transmit Clock Input</p> <p>These input pins have three functions:</p> <ul style="list-style-type: none"> • They function as the timing source for the Transmit Section of the corresponding channel within the XRT75R12. • They are used by the Transmit Section of the LIU IC to sample the corresponding TxPOS_n and TxNEG_n input pins. • They are used to clock the PRBS generator <p><i>NOTE: The user is expected to supply a 44.736MHz ± 20ppm clock signal (for DS3 applications), 34.368MHz ± 20 ppm clock signal (for E3 applications) or a 51.84MHz ± 4.6ppm clock signal (for STS-1, Stratum 3E or better applications).</i></p> |
| E23 AB24 J22 AA23 G25 AA26 G2 AA1 J5 AA4 E4 AB3 | TxPOS0 TxPOS1 TxPOS2 TxPOS3 TxPOS4 TxPOS5 TxPOS6 TxPOS7 TxPOS8 TxPOS9 TxPOS10 TxPOS11 | I | <p>Transmit Positive Data Input</p> <p>The function of these digital input pins depends upon whether the corresponding channel has been configured to operate in the Single-Rail or Dual-Rail Mode.</p> <p>Single Rail Mode - Transmit Data Input</p> <p>Operating in the Single-Rail Mode; all transmit input data will be serially applied to this input pin. This signal will be latched into the Transmit Section circuitry on the active edge of the TxCLK_n signal.</p> <p>The Transmit Section of the LIU IC will then encode this data into either the B3ZS line code (for DS3 and STS-1 applications) or the HDB3 line code (for E3 applications).</p> <p>Dual Rail Mode - Transmit Positive Data Input</p> <p>In the Dual-Rail Mode, the user should apply a pulse to this input pin when a positive-polarity pulse is to be transmitted onto the line. This signal will be latched into the Transmit Section circuitry upon the active edge of the TxCLK_n signal,.</p> <p>The Transmit Section of the LIU IC will NOT encode this data into either the B3ZS or HDB3 line codes. If the user configures the LIU IC to operate in the Dual-Rail Mode, B3ZS/HDB3 encoding must have already been done prior to this input.</p> |

SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| C25 AB25 H23 W23 H24 Y26 H3 Y1 H4 W4 C2 AB2 | TxNEG0 TxNEG1 TxNEG2 TxNEG3 TxNEG4 TxNEG5 TxNEG6 TxNEG7 TxNEG8 TxNEG9 TxNEG10 TxNEG11 | I | <p>Transmit Negative Data Input</p> <p>When a Channel has been configured to operate in the Dual-Rail Mode, the user should apply a pulse to this input pin anytime the Transmit Section of the LIU IC to generate a negative-polarity pulse onto the line. This signal will be latched into the Transmit Section circuitry upon the active edge of the TxCLK_n signal.</p> <p>NOTE: <i>In the Single-Rail Mode, this input pin has no function, and should be tied to GND.</i></p> |
| B24 AE24 C20 AD20 C16 AD16 C11 AD11 C7 AD7 C3 AD3 | TTip0 TTip1 TTip2 TTip3 TTip4 TTip5 TTip6 TTip7 TTip8 TTip9 TTip10 TTip11 | O | <p>Transmit TTIP Output - Positive Polarity Signal</p> <p>These output pins along with the corresponding TRING_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel of the XRT75R12.</p> <p>Connect this signal and the corresponding TRING_n output signal to a 1:1 transformer.</p> <p>Whenever the Transmit Section of the Channel generates and transmits a positive-polarity pulse onto the line, this output pin will be pulsed to a high ervoltage than its corresponding TRING_n output pins.</p> <p>Conversely, whenever the Transmit Section of the Channel generates and transmit a negative-polarity pulse onto the line, this output pin will be pulsed to a lower voltage than its corresponding TRING_n output pin.</p> <p>NOTE: <i>This output pin will be tri-stated whenever the TxON input pin or bit-field is set to "0".</i></p> |
| C24 AD24 B20 AE20 B16 AE16 B11 AE11 B7 AE7 B3 AE3 | TRing0 TRing1 TRing2 TRing3 TRing4 TRing5 TRing6 TRing7 TRing8 TRing9 TRing10 TRing11 | O | <p>Transmit Ring Output - Negative Polarity Signal</p> <p>These output pins along with the corresponding TTIP_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel, within the XRT75R12.</p> <p>Connect this signal and the corresponding TTIP_n output signal to a 1:1 transformer.</p> <p>Whenever the Transmit Section of the Channel generates and transmits a positive-polarity pulse onto the line, this output pin will be pulsed to a lower voltage than its corresponding TTIP_n output pin.</p> <p>Conversely, whenever the Transmit Section of the Channel generates and transmit a negative-polarity pulse onto the line, this output pin will be pulsed to a higher voltage than its corresponding TTIP_n output pin.</p> <p>NOTE: <i>This output pin will be tri-stated whenever the TxON input pin or bit-field is set to "0".</i></p> |

SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| C23 AD23 D19 AC19 D15 AC15 E11 AB11 E8 AB8 C4 AD4 | MTip0 MTip1 MTip2 MTip3 MTip4 MTip5 MTip6 MTip7 MTip8 MTip9 MTip10 MTip11 | I | <p>Monitor Tip Input - Positive Polarity Signal</p> <p>These input pins along with MRing_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. (1) To monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this pin MUST be connected to the corresponding TTIP_n output pin via a 270Ω series resistor. Similarly, the MRING_n input pin MUST also be connected to its corresponding TRING_n output pin via a 270Ω series resistor.</p> <p>The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Transmit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" in order to denote a possible fault condition in the Transmit Output Line signal path.</p> <p>NOTE: These input pins are inactive if the user chooses to internally monitor the Transmit Output line signal.</p> |
| D23 AC23 E19 AB19 E16 AB16 D10 AC10 D8 AC8 D4 AC4 | MRing0 MRing1 MRing2 MRing3 MRing4 MRing5 MRing6 MRing7 MRing8 MRing9 MRing10 MRing11 | I | <p>Monitor Ring Input</p> <p>These input pins along with MTIP_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. (1) To monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this input pin MUST be connected to the corresponding TRING_n output pin via a 270Ω series resistor. Similarly, the MTIP_n input pin MUST be connected to its corresponding TTIP_n output pin via a 270Ω series resistor.</p> <p>The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Transmit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" to indicate a possible fault condition in the Transmit Output Line signal path.</p> <p>NOTE: These input pins are inactive if the user chooses to internally monitor the Transmit Output line signal.</p> |
| N3 N4 N5 N1 M1 L2 M2 M3 M4 M5 K2 J1 | DMO0 DMO1 DMO2 DMO3 DMO4 DMO5 DMO6 DMO7 DMO8 DMO9 DMO10 DMO11 | O | <p>Drive Monitor Output</p> <p>These output signals are used to indicate a fault condition within the Transmit Output signal path.</p> <p>This output pin will toggle "High" anytime the Transmit Drive Monitor circuitry either, via the corresponding MTIP and MRING input pins or internally, detects no bipolar pulses via the Transmit Output line signal (e.g., via the TTIP_m and TRING_m output pins) for 128 bit-periods.</p> <p>This output pin will be driven "Low" anytime the Transmit Drive Monitor circuitry has detected at least one bipolar pulse via the Transmit Output line signal within the last 128 bit periods.</p> |

SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| D25 AD25 G23 AA24 J24 U24 J3 U3 G4 AA3 D2 AD2 | RLOS0 RLOS1 RLOS2 RLOS3 RLOS4 RLOS5 RLOS6 RLOS7 RLOS8 RLOS9 RLOS10 RLOS11 | O | <p>Receive Loss of Signal Output Indicator</p> <p>This output pin indicates Loss of Signal (LOS) Defect condition for the corresponding channel.</p> <p>"Low" - Indicates that the corresponding Channel is NOT currently declaring the LOS defect condition.</p> <p>"High" - Indicates that the corresponding Channel is currently declaring the LOS defect condition.</p> |
| G22 AB26 K22 U22 L24 W25 L3 W2 K5 U5 G5 AB1 | RLOL0 RLOL1 RLOL2 RLOL3 RLOL4 RLOL5 RLOL6 RLOL7 RLOL8 RLOL9 RLOL10 RLOL11 | O | <p>Receive Loss of Lock Output Indicator</p> <p>This output pin indicates Loss of Lock (LOL) condition for the corresponding channel.</p> <p>"Low" - Indicates that the corresponding Channel is NOT declaring the LOL condition.</p> <p>"High" - Indicates that the corresponding Channel is currently declaring the LOL condition.</p> <p>NOTE: <i>The Receive Section of a given channel will declare the LOL condition anytime the frequency of the Recovered Clock (RCLK) signal differs from that of the reference clock programmed for that channel by 0.5% or more.</i></p> |
| E25 AD26 G24 Y24 L22 T22 L5 T5 G3 Y3 E2 AD1 | RxPOS0 RxPOS1 RxPOS2 RxPOS3 RxPOS4 RxPOS5 RxPOS6 RxPOS7 RxPOS8 RxPOS9 RxPOS10 RxPOS11 | O | <p>Receive Positive Data Output</p> <p>The function of these output pins depends upon whether the channel has been configured to operate in the Single-Rail or Dual-Rail Mode.</p> <p>Dual-Rail Mode - Receive Positive Polarity Data Output</p> <p>If the channel has been configured to operate in the Dual-Rail Mode, then all positive-polarity data will be output via this pin. The negative-polarity data will be output via the corresponding RxNEG_n pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RCLK_n anytime it receives a positive-polarity pulse via the RTIP/RRING input pins.</p> <p>The data output via this pin is updated upon the active edge of RxCLK_n output clock signal.</p> <p>Single-Rail Mode - Receive Data Output</p> <p>In the Single-Rail Mode, all Receive (or Recovered) data will be output via this pin.</p> <p>The data output via this pin is updated upon the active edge of the RCLK_n output clock signal.</p> |

SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| F23 AC26 F24 U23 L23 T24 L4 T3 F3 U4 F4 AC1 | RxNEG/LCV0 RxNEG/LCV1 RxNEG/LCV2 RxNEG/LCV3 RxNEG/LCV4 RxNEG/LCV5 RxNEG/LCV6 RxNEG/LCV7 RxNEG/LCV8 RxNEG/LCV9 RxNEG/LCV10 RxNEG/LCV11 | ○ | <p>Receive Negative Data Output/Line Code Violation</p> <p>The function of these pins depends on whether the XRT75R12 is configured in Single Rail or Dual Rail mode.</p> <p>Dual-Rail Mode - Receive Negative Polarity Data Output</p> <p>In the Dual-Rail Mode, all negative-polarity data will be output via this pin. The positive-polarity data will be output via the corresponding RxPOS_n output pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RxCLK_n anytime it receives a negative-polarity pulse via the RTIP/RRING input pins.</p> <p>The data output via this pin is updated upon the active edge of the RCLK_n output clock signal.</p> <p>Single-Rail Mode - Line Code Violation Indicator Output</p> <p>In the Single-Rail Mode, this output pin will function as the Line Code Violation indicator output.</p> <p>In this configuration, the Receive Section of the Channel will pulse this output pin "High" for at least one RCLK period whenever it detects either an LCV (Line Code Violation) or an EXZ (Excessive Zero Event).</p> <p>The data that is output via this pin is updated upon the active edge of the RCLK_n output clock signal.</p> |
| E24 AC25 J23 V23 K24 T23 K3 T4 J4 V4 E3 AC2 | RxCLK0 RxCLK1 RxCLK2 RxCLK3 RxCLK4 RxCLK5 RxCLK6 RxCLK7 RxCLK8 RxCLK9 RxCLK10 RxCLK11 | ○ | <p>Receive Clock Output</p> <p>This output pin functions as the Receive or recovered clock signal. All Receive (or recovered) data will output via the RxPOS_n and RxNEG_n outputs upon the active edge of this clock signal.</p> <p>Additionally, if the device/channel has been configured to operate in the Single-Rail Mode, then the RNEG_n/LCV_n output pins will also be updated upon the active edge of this clock signal.</p> |

RECEIVE LINE SIDE PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| B22 AE22 B18 AE18 A14 AF14 D13 AC13 B9 AE9 B5 AE5 | RTip0 RTip1 RTip2 RTip3 RTip4 RTip5 RTip6 RTip7 RTip8 RTip9 RTip10 RTip11 | I | <p>Receive TIP Input</p> <p>These input pins along with the corresponding RRing_n input pin function as the Receive DS3/E3/STS-1 Line input signal for a given channel of the XRT75R12. Connect this signal and the corresponding RRING_n input signal to a 1:1 transformer.</p> <p>Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, this input pin will be pulsed to a higher voltage than its corresponding RRING_n input pin.</p> <p>Conversely, whenever the RTIP/RRING input pins are receiving a negative-polarity pulse within the incoming DS3, E3 or STS-1 line signal, this input pin will be pulsed to a lower voltage than its corresponding RRING_n input pin.</p> |
| C22 AD22 C18 AD18 B14 AE14 C13 AD13 C9 AD9 C5 AD5 | RRing0 RRing1 RRing2 RRing3 RRing4 RRing5 RRing6 RRing7 RRing8 RRing9 RRing10 RRing11 | I | <p>Receive Ring Input</p> <p>These input pins along with the corresponding RTIP_n input pin function as the Receive DS3/E3/STS-1 Line input signal for a given channel of the XRT75R12. Connect this signal and the corresponding RTIP_n input signal to a 1:1 transformer. (See Figure 6)</p> <p>Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a lower voltage than its corresponding RTIP_n input pin.</p> <p>Conversely, whenever the RTIP/RRING input pins are receiving a negative-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a higher voltage than its corresponding RTIP_n input pin.</p> |

CLOCK INTERFACE

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| R5 | SFM_EN | I | <p>Single Frequency Mode Enable</p> <p>This input pin is used to configure the XRT75R12 to operate in the SFM (Single Frequency Mode).</p> <p>When this feature is invoked, the SFM Synthesizer will become active. By applying a 12.288MHz clock signal to the STS-1Clk/12M pin, the XRT75R12 will generate all of the appropriate clock signals (e.g., 34.368MHz, 44.736MHz or 51.84). The XRT75R12 internal circuitry will route each of these synthesized clock signals to the appropriate nodes of the corresponding channels in the XRT75R12.</p> <p>"Low" - Disables the Single Frequency Mode. In this setting, the user is required to supply to the E3CLK, DS3CLK or STS-1CLK input pins all of the relevant clock signals that are to be used within the chip.</p> <p>"High" - Enables the Single-Frequency Mode.</p> <p>NOTE: This input pin is internally pulled low.</p> |
| R1 | E3Clk | I | <p>E3 Clock Input (34.368 MHz ± 20 ppm)</p> <p>If any one of the channels is configured in E3 mode, a reference clock of 34.368 MHz ± 20 ppm is applied to this input pin. If the LIU is used in E3 mode only, this pin must be connected to the DS3Clk input pin to have access to the internal microprocessor.</p> <p>NOTE: SFM mode negates the need for this clock</p> |
| T1 | DS3Clk | I | <p>DS3 Clock Input (44.736 MHz ± 20 ppm)</p> <p>If any one of the channels is configured in DS3 mode, a reference clock of 44.736 MHz ± 20 ppm is applied to this input pin.</p> <p>NOTE: SFM mode negates the need for this clock</p> |
| U1 | STS-1Clk/12M | I | <p>STS-1 Clock Input (51.84 MHz ± 20 ppm)</p> <p>If any one of the channels is configured in STS-1 mode, a reference clock of 51.84MHz ± 20 ppm is applied to this input pin. If the LIU is used in STS-1 mode only, this pin must be connected to the DS3Clk input pin to have access to the internal microprocessor.</p> <p>Single Frequency Mode Clock (12.288MHz) Input</p> <p>In Single Frequency Mode, a reference clock of 12.288 MHz ± 20 ppm is connected to this pin and the internal clock synthesizer generates the appropriate clock frequencies based on the configuration of the rates (E3, DS3 or STS-1).</p> |
| C26 W22 K23 W24 J25 V25 J2 V2 K4 W3 C1 W5 | CLKOUT0 CLKOUT1 CLKOUT2 CLKOUT3 CLKOUT4 CLKOUT5 CLKOUT6 CLKOUT7 CLKOUT8 CLKOUT9 CLKOUT10 CLKOUT11 | O | <p>Reference clock out</p> <p>A reference clock pin is provided for each channel that will supply a precise data rate frequency derived from either the Clock input pin (E3Clk, DS3Clk, or STS-1Clk) or the 12.288MHz input in SFM mode. This frequency will be as stable as the original source. It is designed to provide the attached framer with its appropriate reference clock.</p> |

GENERAL CONTROL PINS

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|-------|-------------|------|--|
| P3 | TEST | **** | Factory Test Mode Input Pin This pin must be connected to GND for normal operation. <i>NOTE: This input pin is internally pulled "Low".</i> |
| AE25 | TRST | I | Test Reset Test Boundary Scan |
| AB23 | TMS | I | Test Mose Select Test Boundary Scan |
| AB5 | TCK | I | Test Clock Test Boundary Scan |
| AB4 | TDI | I | Test Data Input Test Boundary Scan |
| AE2 | TDO | O | Test Data Output Test Boundary Scan |

MICROPROCESSOR PARALLEL INTERFACE -

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|-------|-------------------------|------|--|
| J26 | Pmode | I | This pin controls the Microprocessor Parallel Interface mode. "High" sets a Synchronous clocked interface mode with a clock from the Host. "Low" sets an Asynchronous mode where a clock internal to the XRT75R12 will time the operations. |
| P24 | PCLK | I | High speed clock supplied by the Host to provide timing in the Synchronous Interface mode. This signal must be a square-wave. |
| N24 | $\overline{\text{CS}}$ | I | Chip select input (active low) Initiates a read or write operation. When "High", no parallel communication is active between the LIU and the Host. |
| N22 | $\overline{\text{WR}}$ | I | Write input (active low) Enables the Host to write data D[7:0] into the LIU register space at address Addr[7:0]. |
| N23 | $\overline{\text{RD}}$ | I | Read input (active low) Commands the LIU to transfer the contents of a register specified by Addr[7:0] to the Host. |
| N25 | $\overline{\text{RDY}}$ | O | Ready line output (active low) Provides a handshake between the LIU and the Host that communicates when an operation has been completed. <i>NOTE: This pin must be pulled "High" with a 3kΩ \pm 1% resistor.</i> |

MICROPROCESSOR PARALLEL INTERFACE -

| PIN # | SIGNAL NAME | TYPE | DESCRIPTION |
|--|--|------|--|
| K25 M22 M23 M24 K26 L26 M26 N26 | Addr0 Addr1 Addr2 Addr3 Addr4 Addr5 Addr6 Addr7 | I | An eight bit direct address bus that specifies the source/destination register for a Read or Write operation. |
| P22 R26 T26 U26 R25 R24 R23 R22 | D0 D1 D2 D3 D4 D5 D6 D7 | I/O | An eight bit bi-directional data bus that provides the data into the LIU for a Write operation or the data out to the Host for a Read operation. |
| P26 | $\overline{\text{INT}}$ | O | <p>Interrupt active Output (active low)</p> <p>Normally, this output pin will be pulled "High". However, if the user enables interrupts within the LIU, and if those conditions occur, the XRT75R12 will signal an interrupt from the Microprocessor by pulling this output pin "Low". The Host Microprocessor must ascertain the source of the interrupt and <u>service</u> it. Reading the source of the interrupt will clear the flag and the $\overline{\text{INT}}$ pin will go back high unless another interrupt has gone active.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. This pin will remain "Low" until the Interrupt has been serviced. 2. This pin must be pulled "High" with a $3k\Omega \pm 1\%$ resistor. |
| N2 | $\overline{\text{RESET}}$ | I | <p>RESET Input</p> <p>Pulsing this input "Low" causes the XRT75R12 to reset the contents of the on-chip Command Registers to their default values. As a consequence, the XRT75R12 will then also be operating in its default condition.</p> <p>For normal operation this input pin should be at a logic "High".</p> <p>NOTE: This input pin is internally pulled high.</p> |

POWER SUPPLY PINS

| PIN NAME | PIN NUMBERS | DESCRIPTION |
|--|---|--|
| RVDD0 RVDD1 RVDD2 RVDD3 RVDD4 RVDD5 RVDD6 RVDD7 RVDD8 RVDD9 RVDD10 RVDD11 | D22 AC22 D18 AC18 E15 AB15 E12 AB12 A9 AF9 D5 AC5 | Receive Analog Power Supply (3.3V ±5%) RVDD should not be shared with other power supplies. It is recommended that RVDD be isolated from the digital power supply DVDD and the analog power supply TVDD. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external 0.1µF capacitor. |
| TVDD0 TVDD1 TVDD2 TVDD3 TVDD4 TVDD5 TVDD6 TVDD7 TVDD8 TVDD9 TVDD10 TVDD11 | B23 AE23 B19 AE19 B15 AE15 B10 AE10 A6 AF6 B4 AE4 | Transmit Analog Power Supply (3.3V ±5%) TVDD can be shared with DVDD. However, it is recommended that TVDD be isolated from the analog power supply RVDD. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external 0.1µF capacitor. |
| AVDD | M25, T25, AB21, AB18, AF13, AF12, AB9, AB6, R4, K1, E6, E9, A12, A13, E18, E21, | Analog Power Supply (3.3V ±5%) AVDD should be isolated from the digital power supplies. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through at least one 0.1µF capacitor. |
| DVDD | D26, F25, H25, P25, W26, V24, Y22, AF21, AF20, AF17, AF16, AD14, AD12, AF11, AF8, AF7, AF24, AD6, AF3, Y5, V3, W1, P5, P2, H2, F2, D1, C6, A7, A3, A8, A11, C12, C14, A16, A17, A20, A21, A24 | Digital Power Supply (3.3V ±5%) DVDD should be isolated from the analog power supplies. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Every two DVDD power supply pins should be bypassed to ground through at least one 0.1µF capacitor. |

GROUND PINS

| PIN NAME | PIN NUMBERS | DESCRIPTION |
|----------|--|---|
| RGND0 | A22 | Receive Analog Ground It's recommended that all ground pins of this device be tied together. |
| RGND1 | AF22 | |
| RGND2 | A18 | |
| RGND3 | AF18 | |
| RGND4 | E14 | |
| RGND5 | AB14 | |
| RGND6 | E13 | |
| RGND7 | AB13 | |
| RGND8 | D9 | |
| RGND9 | AC9 | |
| RGND10 | A5 | |
| RGND11 | AF5 | |
| TGND0 | A23 | Transmit Analog Ground It's recommended that all ground pins of this device be tied together. |
| TGND1 | AF23 | |
| TGND2 | A19 | |
| TGND3 | AF19 | |
| TGND4 | A15 | |
| TGND5 | AF15 | |
| TGND6 | A10 | |
| TGND7 | AF10 | |
| TGND8 | B6 | |
| TGND9 | AE6 | |
| TGND10 | A4 | |
| TGND11 | AF4 | |
| AGND | A1, A2, A25, A26, B1, B2, B25, B26, C8, C10, C17, C19, C21, D17, D21, E5, E22, L25, U25, AB22, AB20, AB17, AB10, AB7, R3, L1, E7, E10, B12, B13, E17, E20, T2, U2, AC17, AC21, AD8, AD10, AD15, AD17, AD19, AD21, AE1, AE26, AE12, AE13, AF1, AF2, AF25, AF26, C15 | Analog Ground It's recommended that all ground pins of this device be tied together. |
| DGND | E26, F26, H26, P23, , V26, Y25, V22, AC24, AC20, AC16, AC14, AC12, AC11, AE8, AE17, AE21, AC7, AC6, AC3, V5, Y2, V1, R2, P1, H1, F1, E1, D3, D7, B8, D6, D11, D12, D14, D16, B17, D20, B21, D24 | Digital Ground It's recommended that all ground pins of this device be tied together. |

TABLE 1: LIST BY PIN NUMBER

| PIN | | PIN NAME | | PIN | | PIN NAME | |
|-----|---------|----------|----------|-----|---------|----------|---------|
| | | B6 | TGND8 | C13 | RRing6 | D20 | DGND |
| | | B7 | TRing8 | C14 | DVDD | D21 | AGND |
| A1 | AGND | B8 | DGND | C15 | AGND | D22 | RVDD0 |
| A2 | AGND | B9 | RTip8 | C16 | TTip4 | D23 | MRing0 |
| A3 | DVDD | B10 | TVDD6 | C17 | AGND | D24 | DGND |
| A4 | TGND10 | B11 | TRing6 | C18 | RRing2 | D25 | RLOS0 |
| A5 | RGND10 | B12 | AGND | C19 | AGND | D26 | DVDD |
| A6 | TVDD8 | B13 | AGND | C20 | TTip2 | E1 | DGND |
| A7 | DVDD | B14 | RRing4 | C21 | AGND | E2 | RxPOS10 |
| A8 | DVDD | B15 | TVDD4 | C22 | RRing0 | E3 | RxCLK10 |
| A9 | RVDD8 | B16 | TRing4 | C23 | MTip0 | E4 | TxPOS10 |
| A10 | TGND6 | B17 | DGND | C24 | TRing0 | E5 | AGND |
| A11 | DVDD | B18 | RTip2 | C25 | TxNEG0 | E6 | AVDD |
| A12 | AVDD | B19 | TVDD2 | C26 | CLKOUT0 | E7 | AGND |
| A13 | AVDD | B20 | TRing2 | D1 | DVDD | E8 | MTip8 |
| A14 | RTip4 | B21 | DGND | D2 | RLOS10 | E9 | AVDD |
| A15 | TGND4 | B22 | RTip0 | D3 | DGND | E10 | AGND |
| A16 | DVDD | B23 | TVDD0 | D4 | MRing10 | E11 | MTip6 |
| A17 | DVDD | B24 | TTip0 | D5 | RVDD10 | E12 | RVDD6 |
| A18 | RGND2 | B25 | AGND | D6 | DGND | E13 | RGND6 |
| A19 | TGND2 | B26 | AGND | D7 | DGND | E14 | RGND4 |
| A20 | DVDD | C1 | CLKOUT10 | D8 | MRing8 | E15 | RVDD4 |
| A21 | DVDD | C2 | TxNEG10 | D9 | RGND8 | E16 | MRing4 |
| A22 | RGND0 | C3 | TTip10 | D10 | MRing6 | E17 | AGND |
| A23 | TGND0 | C4 | MTip10 | D11 | DGND | E18 | AVDD |
| A24 | DVDD | C5 | RRing10 | D12 | DGND | E19 | MRing2 |
| A25 | AGND | C6 | DVDD | D13 | RTip6 | E20 | AGND |
| A26 | AGND | C7 | TTip8 | D14 | DGND | E21 | AVDD |
| B1 | AGND | C8 | AGND | D15 | MTip4 | E22 | AGND |
| B2 | AGND | C9 | RRing8 | D16 | DGND | E23 | TxPOS0 |
| B3 | TRing10 | C10 | AGND | D17 | AGND | E24 | RxCLK0 |
| B4 | TVDD10 | C11 | TTip6 | D18 | RVDD2 | E25 | RxPOS0 |
| B5 | RTip10 | C12 | DVDD | D19 | MTip2 | E26 | DGND |

| PIN | PIN NAME | PIN | PIN NAME | PIN | PIN NAME | PIN | PIN NAME |
|-----|-------------|-----|------------|-----|---------------------------|-----|--------------|
| F1 | DGND | J4 | RxCLK8 | M23 | Addr2 | R26 | D1 |
| F2 | DVDD | J5 | TxPOS8 | M24 | Addr3 | T1 | DS3Clk |
| F3 | RxNEG/LCV8 | J22 | TxPOS2 | M25 | AVDD | T2 | AGND |
| F4 | RxNEG/LCV10 | J23 | RxCLK2 | M26 | Addr6 | T3 | RxNEG/LCV7 |
| F5 | TxCLK10 | J24 | RLOS4 | N1 | DMO3 | T4 | RxCLK7 |
| F22 | TxCLK0 | J25 | CLKOUT4 | N2 | $\overline{\text{RESET}}$ | T5 | RxPOS7 |
| F23 | RxNEG/LCV0 | J26 | Pmode | N3 | DMO0 | T22 | RxPOS5 |
| F24 | RxNEG/LCV2 | K1 | AVDD | N4 | DMO1 | T23 | RxCLK5 |
| F25 | DVDD | K2 | DMO10 | N5 | DMO2 | T24 | RxNEG/LCV5 |
| F26 | DGND | K3 | RxCLK6 | N22 | $\overline{\text{WR}}$ | T25 | AVDD |
| G1 | TxCLK6 | K4 | CLKOUT8 | N23 | $\overline{\text{RD}}$ | T26 | D2 |
| G2 | TxPOS6 | K5 | RLOL8 | N24 | $\overline{\text{CS}}$ | U1 | STS-1Clk/12M |
| G3 | RxPOS8 | K22 | RLOL2 | N25 | $\overline{\text{RDY}}$ | U2 | AGND |
| G4 | RLOS8 | K23 | CLKOUT2 | N26 | Addr7 | U3 | RLOS7 |
| G5 | RLOL10 | K24 | RxCLK4 | P1 | DGND | U4 | RxNEG/LCV9 |
| G22 | RLOL0 | K25 | Addr0 | P2 | DVDD | U5 | RLOL9 |
| G23 | RLOS2 | K26 | Addr4 | P3 | TEST | U22 | RLOL3 |
| G24 | RxPOS2 | L1 | AGND | P4 | TxON | U23 | RxNEG/LCV3 |
| G25 | TxPOS4 | L2 | DMO5 | P5 | DVDD | U24 | RLOS5 |
| G26 | TxCLK4 | L3 | RLOL6 | P22 | D0 | U25 | AGND |
| H1 | DGND | L4 | RxNEG/LCV6 | P23 | DGND | U26 | D3 |
| H2 | DVDD | L5 | RxPOS6 | P24 | PCLK | V1 | DGND |
| H3 | TxNEG6 | L22 | RxPOS4 | P25 | DVDD | V2 | CLKOUT7 |
| H4 | TxNEG8 | L23 | RxNEG/LCV4 | P26 | $\overline{\text{INT}}$ | V3 | DVDD |
| H5 | TxCLK8 | L24 | RLOL4 | R1 | E3Clk | V4 | RxCLK9 |
| H22 | TxCLK2 | L25 | AGND | R2 | DGND | V5 | DGND |
| H23 | TxNEG2 | L26 | Addr5 | R3 | AGND | V22 | DGND |
| H24 | TxNEG4 | M1 | DMO4 | R4 | AVDD | V23 | RxCLK3 |
| H25 | DVDD | M2 | DMO6 | R5 | SFM_EN | V24 | DVDD |
| H26 | DGND | M3 | DMO7 | R22 | D7 | V25 | CLKOUT5 |
| J1 | DMO11 | M4 | DMO8 | R23 | D6 | V26 | DGND |
| J2 | CLKOUT6 | M5 | DMO9 | R24 | D5 | W1 | DVDD |
| J3 | RLOS6 | M22 | Addr1 | R25 | D4 | W2 | RLOL7 |

| PIN | PIN NAME | PIN | PIN NAME | PIN | PIN NAME | PIN | PIN NAME |
|------|----------|------|-------------|------|------------|------|----------|
| W3 | CLKOUT9 | AB6 | AVDD | AC13 | RTip7 | AD20 | TTip3 |
| W4 | TxNEG9 | AB7 | AGND | AC14 | DGND | AD21 | AGND |
| W5 | CLKOUT11 | AB8 | MTip9 | AC15 | MTip5 | AD22 | RRing1 |
| W22 | CLKOUT1 | AB9 | AVDD | AC16 | DGND | AD23 | MTip1 |
| W23 | TxNEG3 | AB10 | AGND | AC17 | AGND | AD24 | TRing1 |
| W24 | CLKOUT3 | AB11 | MTip7 | AC18 | RVDD3 | AD25 | RLOS1 |
| W25 | RLOL5 | AB12 | RVDD7 | AC19 | MTip3 | AD26 | RxPOS1 |
| W26 | DVDD | AB13 | RGND7 | AC20 | DGND | AE1 | AGND |
| Y1 | TxNEG7 | AB14 | RGND5 | AC21 | AGND | AE2 | TDO |
| Y2 | DGND | AB15 | RVDD5 | AC22 | RVDD1 | AE3 | TRing11 |
| Y3 | RxPOS9 | AB16 | MRing5 | AC23 | MRing1 | AE4 | TVDD11 |
| Y4 | TxCLK9 | AB17 | AGND | AC24 | DGND | AE5 | RTip11 |
| Y5 | DVDD | AB18 | AVDD | AC25 | RxCLK1 | AE6 | TGND9 |
| Y22 | DVDD | AB19 | MRing3 | AC26 | RxNEG/LCV1 | AE7 | TRing9 |
| Y23 | TxCLK3 | AB20 | AGND | AD1 | RxPOS11 | AE8 | DGND |
| Y24 | RxPOS3 | AB21 | AVDD | AD2 | RLOS11 | AE9 | RTip9 |
| Y25 | DGND | AB22 | AGND | AD3 | TTip11 | AE10 | TVDD7 |
| Y26 | TxNEG5 | AB23 | TMS | AD4 | MTip11 | AE11 | TRing7 |
| AA1 | TxPOS7 | AB24 | TxPOS1 | AD5 | RRing11 | AE12 | AGND |
| AA2 | TxCLK7 | AB25 | TxNEG1 | AD6 | DVDD | AE13 | AGND |
| AA3 | RLOS9 | AB26 | RLOL1 | AD7 | TTip9 | AE14 | RRing5 |
| AA4 | TxPOS9 | AC1 | RxNEG/LCV11 | AD8 | AGND | AE15 | TVDD5 |
| AA5 | TxCLK11 | AC2 | RxCLK11 | AD9 | RRing9 | AE16 | TRing5 |
| AA22 | TxCLK1 | AC3 | DGND | AD10 | AGND | AE17 | DGND |
| AA23 | TxPOS3 | AC4 | MRing11 | AD11 | TTip7 | AE18 | RTip3 |
| AA24 | RLOS3 | AC5 | RVDD11 | AD12 | DVDD | AE19 | TVDD3 |
| AA25 | TxCLK5 | AC6 | DGND | AD13 | RRing7 | AE20 | TRing3 |
| AA26 | TxPOS5 | AC7 | DGND | AD14 | DVDD | AE21 | DGND |
| AB1 | RLOL11 | AC8 | MRing9 | AD15 | AGND | AE22 | RTip1 |
| AB2 | TxNEG11 | AC9 | RGND9 | AD16 | TTip5 | AE23 | TVDD1 |
| AB3 | TxPOS11 | AC10 | MRing7 | AD17 | AGND | AE24 | TTip1 |
| AB4 | TDI | AC11 | DGND | AD18 | RRing3 | AE25 | TRST |
| AB5 | TCK | AC12 | DGND | AD19 | AGND | AE26 | AGND |

| PIN | PIN NAME |
|------|----------|
| AF1 | AGND |
| AF2 | AGND |
| AF3 | DVDD |
| AF4 | TGND11 |
| AF5 | RGND11 |
| AF6 | TVDD9 |
| AF7 | DVDD |
| AF8 | DVDD |
| AF9 | RVDD9 |
| AF10 | TGND7 |
| AF11 | DVDD |
| AF12 | AVDD |
| AF13 | AVDD |
| AF14 | RTip5 |
| AF15 | TGND5 |
| AF16 | DVDD |
| AF17 | DVDD |
| AF18 | RGND3 |
| AF19 | TGND3 |
| AF20 | DVDD |
| AF21 | DVDD |
| AF22 | RGND1 |
| AF23 | TGND1 |
| AF24 | DVDD |
| AF25 | AGND |
| AF26 | AGND |

FUNCTIONAL DESCRIPTION

The XRT75R12 is a twelve channel fully integrated Line Interface Unit featuring EXAR's R³ Technology (Reconfigurable, Relayless Redundancy) for E3/DS3/STS-1 applications. The LIU incorporates 12 independent Receivers, Transmitters and Jitter Attenuators in a single 420 Lead TBGA package. Each channel can be independently programmed to support E3, DS-3 or STS-1 line rates using one input clock reference of 12.288MHz in Single Frequency Mode (SFM). The LIU is responsible for providing the physical connection between a line interface and an aggregate mapper or framing device. Along with the analog-to-digital processing, the LIU offers monitoring and diagnostic features to help optimize network design implementation. A key characteristic within the network topology is Automatic Protection Switching (APS). EXAR's proven expertise in providing redundancy solutions has paved the way for R³ Technology.


1.0 R³ TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY)

Redundancy is used to introduce reliability and protection into network card design. The redundant card in many cases is an exact replicate of the primary card, such that when a failure occurs the network processor can automatically switch to the backup card. EXAR's R³ technology has re-defined E3/DS-3/STS-1 LIU design for 1:1 and 1+1 redundancy applications. Without relays and one Bill of Materials, EXAR offers multi-port, integrated LIU solutions to assist high density aggregate applications and framing requirements with reliability. The following section can be used as a reference for implementing R³ Technology with EXAR's world leading line interface units.

1.1 Network Architecture

A common network design that supports 1:1 or 1+1 redundancy consists of N primary cards along with N backup cards that connect into a mid-plane or back-plane architecture without transformers installed on the network cards. In addition to the network cards, the design has a line interface card with one source of transformers, connectors, and protection components that are common to both network cards. With this design, the bill of materials is reduced to the fewest amount of components. See Figure 2. for a simplified block diagram of a typical redundancy design.


FIGURE 2. NETWORK REDUNDANCY ARCHITECTURE



2.0 CLOCK SYNTHESIZER

The LIU uses a flexible user interface for accepting clock references to generate the internal master clocks used to drive the LIU. The reference clock used to supply the microprocessor timing is generated from the DS-3 or SFM clock input. Therefore, if the chip is configured for STS-1 only or E3 only, then the DS-3 input pin must be connected to the STS-1 pin or E3 pin respectively. In DS-3 mode or when SFM is used, the STS-1 and E3 input pins can be left unconnected. If SFM is enabled by pulling the SFM_EN pin "High", 12.288MHz is the only clock reference necessary to generate DS-3, E3, or STS-1 line rates and the microprocessor timing. A simplified block diagram of the clock synthesizer is shown in Figure 3


FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE INPUT CLOCK CIRCUITRY DRIVING THE MICROPROCESSOR



2.1 Clock Distribution

Network cards that are designed to support multiple line rates which are not configured for single frequency mode should ensure that a clock is applied to the DS3Clk input pin. For example: If the network card being supplied to an ISP requires E3 only, the DS-3 input clock reference is still necessary to provide read and write access to the internal microprocessor. Therefore, the E3 mode requires two input clock references. If however, multiple line rates will not be supported, i.e. E3 only, then the DS3Clk input pin may be hard wire connected to the E3Clk input pin.

FIGURE 4. CLOCK DISTRIBUTION CONFIGURED IN E3 MODE WITHOUT USING SFM




NOTE: For one input clock reference, the single frequency mode should be used.

3.0 THE RECEIVER SECTION

The receiver is designed so that the LIU can recover clock and data from an attenuated line signal caused by cable loss or flat loss according to industry specifications. Once data is recovered, it is processed and presented at the receiver outputs according to the format chosen to interface with a Framer/Mapper or ASIC. This section describes the detailed operation of various blocks within the receive path. A simplified block diagram of the receive path is shown in Figure 5.


FIGURE 5. RECEIVE PATH BLOCK DIAGRAM



3.1 Receive Line Interface

Physical Layer devices are AC coupled to a line interface through a 1:1 transformer. The transformer provides isolation and a level shift by blocking the DC offset of the incoming data stream. The typical medium for the line interface is a 75Ω coaxial cable. Whether using E3, DS-3 or STS-1, the LIU requires the same bill of materials, see Figure 6.

FIGURE 6. RECEIVE LINE INTERFACE CONNECTION




3.2 Adaptive Gain Control (AGC)

The Adaptive Gain Control circuit amplifies the incoming analog signal and compensates for the various flat losses and also for the loss at one-half symbol rate. The AGC has a dynamic range of 30 dB. The peak detector provides feedback to the equalizer before slicing occurs.

3.3 Receive Equalizer

The Equalizer restores the integrity of the signal and compensates for the frequency dependent attenuation of up to 900 feet of coaxial cable (1300 feet for E3). The Equalizer also boosts the high frequency content of the signal to reduce Inter-Symbol Interference (ISI) so that the slicer slices the signal at 50% of peak voltage to generate Positive and Negative data. The equalizer can be disabled by programming the appropriate register.

FIGURE 7. ACG/EQUALIZER BLOCOK DIAGRAM



3.3.1 Recommendations for Equalizer Settings

The Equalizer has two gain settings to provide optimum equalization. In the case of normally shaped DS3/STS-1 pulses (pulses that meet the template requirements) that has been driven through 0 to 900 feet of cable, the Equalizer can be enabled. However, for square-shaped pulses such as E3 or for DS3/STS-1 high pulses (that does not meet the pulse template requirements), it is recommended that the Equalizer be disabled for cable length less than 300 feet. This would help to prevent over-equalization of the signal and thus optimize the performance in terms of better jitter transfer characteristics. The Equalizer also contains an additional 20 dB gain stage to provide the line monitoring capability of the resistively attenuated signals which may have 20dB flat loss. The equalizer gain mode can be enabled by programming the appropriate register.

NOTE: The results of extensive testing indicate that even when the Equalizer was enabled, regardless of the cable length, the integrity of the E3 signal was restored properly over 0 to 12 dB cable loss at Industrial Temperature.

3.4 Clock and Data Recovery

The Clock and Data Recovery Circuit extracts the embedded clock, RxClk_n from the sliced digital data stream and provides the retimed data to the B3ZS (HDB3) decoder. The Clock Recovery PLL can be in one of the following two modes:

3.4.1 Data/Clock Recovery Mode

In the presence of input line signals on the RTIP_n and RRing_n input pins and when the frequency difference between the recovered clock signal and the reference clock signal is less than 0.5%, the clock that is output on the RxClk_n out pins is the Recovered Clock signal.

3.4.2 Training Mode

In the absence of input signals at RTIP_n and RRing_n pins, or when the frequency difference between the recovered line clock signal and the reference clock applied on the ExClk_n input pins exceed 0.5%, a Loss of Lock condition is declared by toggling RLOL_n output pin "High" or setting the RLOL_n bit to "1" in the control register. Also, the clock output on the RxClk_n pins are the same as the reference channel clock.

3.5 LOS (Loss of Signal) Detector**3.5.1 DS3/STS-1 LOS Condition**

A Digital Loss of Signal (DLOS) condition occurs when a string of 175 ± 75 consecutive zeros occur on the line. When the DLOS condition occurs, the DLOS_n bit is set to "1" in the status control register. DLOS condition is cleared when the detected average pulse density is greater than 33% for 175 ± 75 pulses. Analog Loss of Signal (ALOS) condition occurs when the amplitude of the incoming line signal is below the threshold as shown in the Table 2. The status of the ALOS condition is reflected in the ALOS_n status control register. RLOS is the logical OR of the DLOS and ALOS states. When the RLOS condition occurs the RLOS_n output pin is toggled "High" and the RLOS_n bit is set to "1" in the status control register.

TABLE 2: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REQEN (DS3 AND STS-1 APPLICATIONS)

| APPLICATION | REQEN SETTING | LOSTHR SETTING | SIGNAL LEVEL TO DECLARE ALOS DEFECT | SIGNAL LEVEL TO CLEAR ALOS DEFECT |
|-------------|---------------|----------------|-------------------------------------|-----------------------------------|
| DS3 | 0 | 0 | < 75mVpk | > 130mVpk |
| | 1 | 0 | < 45mVpk | > 60mVpk |
| | 0 | 1 | < 120mVpk | > 45mVpk |
| | 1 | 1 | < 55mVpk | > 180mVpk |
| STS-1 | 0 | 0 | < 120mVpk | > 170mVpk |
| | 1 | 0 | < 50mVpk | > 75mVpk |
| | 0 | 1 | < 125mVpk | > 205mVpk |
| | 1 | 1 | < 55mVpk | > 90mVpk |

3.5.2 Disabling ALOS/DLOS Detection

For debugging purposes it is useful to disable the ALOS and/or DLOS detection. Writing a "1" to both ALOSDIS_n and DLOSDIS_n bits disables the LOS detection on a per channel basis.

3.5.3 E3 LOS Condition:

If the level of incoming line signal drops below the threshold as described in the ITU-T G.775 standard, the LOS condition is detected. Loss of signal is defined as no transitions for 10 to 255 consecutive zeros. No transitions is defined as a signal level between 15 and 35 dB below the normal. This is illustrated in Figure 8. The LOS condition is cleared within 10 to 255 UI after restoration of the incoming line signal. Figure 9 shows the LOS declaration and clearance conditions.

FIGURE 8. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775





FIGURE 9. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775.



3.5.4 Interference Tolerance

For E3 mode, ITU-T G.703 Recommendation specifies that the receiver be able to recover error free clock and data in the presence of a sinusoidal interfering tone signal. For DS3 and STS-1 modes, the same recommendation is being used. Figure 10 shows the configuration to test the interference margin for DS3/STS1. Figure 11 shows the set up for E3.

FIGURE 10. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1




FIGURE 11. INTERFERENCE MARGIN TEST SET UP FOR E3.




TABLE 3: INTERFERENCE MARGIN TEST RESULTS


| MODE | CABLE LENGTH (ATTENUATION) | INTERFERENCE TOLERANCE |
|-------|----------------------------|------------------------|
| E3 | 0 dB | Equalizer "IN" |
| | | -17 dB |
| | 12 dB | -14 dB |
| DS3 | 0 feet | -15 dB |
| | 225 feet | -15 dB |
| | 450 feet | -14 dB |
| STS-1 | 0 feet | -15 dB |
| | 225 feet | -14 dB |
| | 450 feet | -14 dB |

3.5.5 Muting the Recovered Data with LOS condition:

When the LOS condition is declared, the clock recovery circuit locks into the reference clock applied to the RxClk_n output pin. The data on the RxPOS_n and RxNEG_n pins can be forced to zero by setting the LOSMUT_n bits in the individual channel control register to “1”.

NOTE: When the LOS condition is cleared, the recovered data is output on RxPOS_n and RxNEG_n pins.

FIGURE 12. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING



| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
|-------------------|--|-----|--------|-----|-------|
| RxCIk | Duty Cycle | 45 | 50 | 55 | % |
| | RxCIk Frequency | | | | |
| | E3 | | 34.368 | | MHz |
| | DS-3 | | 44.736 | | MHz |
| | STS-1 | | 51.84 | | MHz |
| t _{RRX} | RxCIk rise time (10% o 90%) | | 2 | 4 | ns |
| t _{FRX} | RxCIk falling time (10% to 90%) | | 2 | 4 | ns |
| t _{CO} | RxCIk to RPOS/RNEG delay time | | | 4 | ns |
| t _{LCVO} | RxCIk to rising edge of LCV output delay | | 2.5 | | ns |


3.6 B3ZS/HDB3 Decoder

The decoder block takes the output from the clock and data recovery block and decodes the B3ZS (for DS3 or STS-1) or HDB3 (for E3) encoded line signal and detects any coding errors or excessive zeros in the data stream. Whenever the input signal violates the B3ZS or HDB3 coding sequence for bipolar violation or contains three (for B3ZS) or four (for HDB3) or more consecutive zeros, an active “High” pulse is generated on the RLCV_n output pins to indicate line code violation.

4.0 THE TRANSMITTER SECTION

The transmitter is designed so that the LIU can accept serial data from a local device, encode the data properly, and then output an analog pulse according to the pulse shape chosen in the appropriate registers. This section describes the detailed operation of various blocks within the transmit path. A simplified block diagram of the transmit path is shown in Figure 13.

FIGURE 13. TRANSMIT PATH BLOCK DIAGRAM



4.1 Transmit Digital Input Interface

The method for applying data to the transmit inputs of the LIU is a serial interface consisting of TxClk, TxPOS, and TxNEG. For single rail mode, only TxClk and TxPOS are necessary for providing the local data from a Framing device or ASIC. Data can be sampled on either edge of the input clock signal by programming the appropriate register. A typical interface is shown in Figure 14.

FIGURE 14. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75R12 (DUAL-RAIL DATA)





FIGURE 15. TRANSMITTER TERMINAL INPUT TIMING



| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
|------------------|---|-----|--------|-----|-------|
| TxCk | Duty Cycle | 30 | 50 | 70 | % |
| | TxCk Frequency | | | | |
| | E3 | | 34.368 | | MHz |
| | DS-3 | | 44.736 | | MHz |
| | STS-1 | | 51.84 | | MHz |
| t _{RTX} | TxCk Rise Time (10% to 90%) | | | 4 | ns |
| t _{FTX} | TxCk Fall Time (10% to 90%) | | | 4 | ns |
| t _{TSU} | TPData/TNData to TxCk falling set up time | 3 | | | ns |
| t _{THO} | TPData/TNData to TxCk falling hold time | 3 | | | ns |

FIGURE 16. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)





FIGURE 17. DUAL-RAIL DATA FORMAT (ENCODER AND DECODER ARE DISABLED)



4.2 Transmit Clock

The Transmit Clock applied via TxClk_n pins, for the selected data rate (for E3 = 34.368 MHz, DS3 = 44.736 MHz or STS-1 = 51.84 MHz), is duty cycle corrected by the internal PLL circuit to provide a 50% duty cycle clock to the pulse shaping circuit. This allows a 30% to 70% duty cycle Transmit Clock to be supplied.


4.3 B3ZS/HDB3 ENCODER

When the Single-Rail (NRZ) data format is selected, the Encoder Block encodes the data into either B3ZS format (for either DS3 or STS-1) or HDB3 format (for E3).

4.3.1 B3ZS Encoding

An example of B3ZS encoding is shown in Figure 18. If the encoder detects an occurrence of three consecutive zeros in the data stream, it is replaced with either B0V or 00V, where 'B' refers to Bipolar pulse that is compliant with the Alternating polarity requirement of the AMI (Alternate Mark Inversion) line code and 'V' refers to a Bipolar Violation (e.g., a bipolar pulse that violates the AMI line code). The substitution of B0V or 00V is made so that an odd number of bipolar pulses exist between any two consecutive violation (V) pulses. This avoids the introduction of a DC component into the line signal.

FIGURE 18. B3ZS ENCODING FORMAT



4.3.2 HDB3 Encoding

An example of the HDB3 encoding is shown in Figure 19. If the HDB3 encoder detects an occurrence of four consecutive zeros in the data stream, then the four zeros are substituted with either 000V or B00V pattern. The substitution code is made in such a way that an odd number of pulses exist between any consecutive V pulses. This avoids the introduction of DC component into the analog signal.

4.5 E3 line side parameters

The XRT75R12 line output at the transformer output meets the pulse shape specified in ITU-T G.703 for 34.368 Mb/s operation. The pulse mask as specified in ITU-T G.703 for 34.368 Mb/s is shown in Figure 7.

FIGURE 21. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703




TABLE 4: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS

| PARAMETER | MIN | TYP | MAX | UNITS |
|---|------|-------|------|------------------|
| TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS | | | | |
| Transmit Output Pulse Amplitude (Measured at secondary of the transformer) | 0.90 | 1.00 | 1.10 | V _{pk} |
| Transmit Output Pulse Amplitude Ratio | 0.95 | 1.00 | 1.05 | |
| Transmit Output Pulse Width | 12.5 | 14.55 | 16.5 | ns |
| Transmit Intrinsic Jitter | | 0.02 | 0.05 | UI _{pp} |
| RECEIVER LINE SIDE INPUT CHARACTERISTICS | | | | |
| Receiver Sensitivity (length of cable) | 900 | 1200 | | feet |
| Interference Margin | -20 | -14 | | dB |
| Jitter Tolerance @ Jitter Frequency 800KHz | 0.15 | 0.28 | | UI _{pp} |
| Signal level to Declare Loss of Signal | | | -35 | dB |
| Signal Level to Clear Loss of Signal | -15 | | | dB |
| Occurrence of LOS to LOS Declaration Time | 10 | | 255 | UI |
| Termination of LOS to LOS Clearance Time | 10 | | 255 | UI |

NOTE: The above values are at $T_A = 25^{\circ}C$ and $V_{DD} = 3.3 V \pm 5\%$.

FIGURE 22. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS




TABLE 5: STS-1 PULSE MASK EQUATIONS

| TIME IN UNIT INTERVALS | NORMALIZED AMPLITUDE |
|---------------------------|---|
| LOWER CURVE | |
| $-0.85 \leq T \leq -0.38$ | - 0.03 |
| $-0.38 \leq T \leq 0.36$ | $0.5 \left[1 + \sin \left\{ \frac{\pi}{2} \left(1 + \frac{T}{0.18} \right) \right\} \right] - 0.03$ |
| $0.36 \leq T \leq 1.4$ | - 0.03 |
| UPPER CURVE | |
| $-0.85 \leq T \leq -0.68$ | 0.03 |
| $-0.68 \leq T \leq 0.26$ | $0.5 \left[1 + \sin \left\{ \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right\} \right] + 0.03$ |
| $0.26 \leq T \leq 1.4$ | $0.1 + 0.61 \times e^{-2.4[T-0.26]}$ |

TABLE 6: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)

| PARAMETER | MIN | TYP | MAX | UNITS |
|--|-------------------|------|------|------------------|
| TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS | | | | |
| Transmit Output Pulse Amplitude (measured with TxLEV = 0) | 0.65 | 0.75 | 0.90 | V _{pk} |
| Transmit Output Pulse Amplitude (measured with TxLEV = 1) | 0.90 | 1.00 | 1.10 | V _{pk} |
| Transmit Output Pulse Width | 8.6 | 9.65 | 10.6 | ns |
| Transmit Output Pulse Amplitude Ratio | 0.90 | 1.00 | 1.10 | |
| Transmit Intrinsic Jitter | | 0.02 | 0.05 | UI _{pp} |
| RECEIVER LINE SIDE INPUT CHARACTERISTICS | | | | |
| Receiver Sensitivity (length of cable) | 900 | 1100 | | feet |
| Jitter Tolerance @ Jitter Frequency 400 KHz | 0.15 | | | UI _{pp} |
| Signal Level to Declare Loss of Signal | Refer to Table 10 | | | |
| Signal Level to Clear Loss of Signal | Refer to Table 10 | | | |

NOTE: The above values are at TA = 25°C and V_{DD} = 3.3 V ± 5%.

FIGURE 23. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499




TABLE 7: DS3 PULSE MASK EQUATIONS

| TIME IN UNIT INTERVALS | NORMALIZED AMPLITUDE |
|---------------------------|---|
| LOWER CURVE | |
| $-0.85 \leq T \leq -0.36$ | - 0.03 |
| $-0.36 \leq T \leq 0.36$ | $0.5 \left[1 + \sin \left\{ \frac{\pi}{2} \left(1 + \frac{T}{0.18} \right) \right\} \right] - 0.03$ |
| $0.36 \leq T \leq 1.4$ | - 0.03 |
| UPPER CURVE | |
| $-0.85 \leq T \leq -0.68$ | 0.03 |
| $-0.68 \leq T \leq 0.36$ | $0.5 \left[1 + \sin \left\{ \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right\} \right] + 0.03$ |
| $0.36 \leq T \leq 1.4$ | $0.08 + 0.407 \times e^{-1.84[T-0.36]}$ |

TABLE 8: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)


| PARAMETER | MIN | TYP | MAX | UNITS |
|--|-------------------|-------|-------|------------------|
| TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS | | | | |
| Transmit Output Pulse Amplitude (measured with TxLEV = 0) | 0.65 | 0.75 | 0.85 | V _{pk} |
| Transmit Output Pulse Amplitude (measured with TxLEV = 1) | 0.90 | 1.00 | 1.10 | V _{pk} |
| Transmit Output Pulse Width | 10.10 | 11.18 | 12.28 | ns |
| Transmit Output Pulse Amplitude Ratio | 0.90 | 1.00 | 1.10 | |
| Transmit Intrinsic Jitter | | 0.02 | 0.05 | UI _{pp} |
| RECEIVER LINE SIDE INPUT CHARACTERISTICS | | | | |
| Receiver Sensitivity (length of cable) | 900 | 1100 | | feet |
| Jitter Tolerance @ 400 KHz (Cat II) | 0.15 | | | UI _{pp} |
| Signal Level to Declare Loss of Signal | Refer to Table 10 | | | |
| Signal Level to Clear Loss of Signal | Refer to Table 10 | | | |

NOTE: The above values are at TA = 25°C and V_{DD} = 3.3V ± 5%.

4.6 Transmit Drive Monitor

This feature is used for monitoring the transmit line for occurrence of fault conditions such as a short circuit on the line or a defective line driver. To activate this function, connect MTIP_n pins to the TTIP_n lines via a 270Ω resistor and MRing_n pins to TRing_n lines via 270Ω resistor as shown in Figure 24.

FIGURE 24. TRANSMIT DRIVER MONITOR SET-UP.



When the MTIP_n and MRing_n are connected to the TTIP_n and TRing_n lines, the drive monitor circuit monitors the line for transitions. The DMO_n (Drive Monitor Output) will be asserted “Low” as long as the transitions on the line are detected via MTIP_n and MRing_n. If no transitions on the line are detected for 128 ± 32 TxClk_n periods, the DMO_n output toggles “High” and when the transitions are detected again, DMO_n toggles “Low”.

NOTE: The Drive Monitor Circuit is only for diagnostic purpose and does not have to be used to operate the transmitter.

4.7 Transmitter Section On/Off

The transmitter section of each channel can either be turned on or off. To turn on the transmitter, set the input pin TxON to “High” and write a “1” to the TxON_n control bit. When the transmitter is turned off, TTIP_n and TRing_n are tri-stated.

NOTES:

1. This feature provides support for Redundancy.
2. If the XRT75R12 is configured in Host mode, to permit a system designed for redundancy to quickly shut-off the defective line card and turn on the back-up line card, writing a “1” to the TxON_n control bits transfers the control to TxON pin.

5.0 JITTER


There are three fundamental parameters that describe circuit performance relative to jitter

- Jitter Tolerance
- Jitter Transfer
- Jitter Generation

5.1 JITTER TOLERANCE

Jitter tolerance is a measure of how well a Clock and Data Recovery unit can successfully recover data in the presence of various forms of jitter. It is characterized by the amount of jitter required to produce a specified bit error rate. The tolerance depends on the frequency content of the jitter. Jitter Tolerance is measured as the jitter amplitude over a jitter spectrum for which the clock and data recovery unit achieves a specified bit error rate (BER). To measure the jitter tolerance as shown in Figure 25, jitter is introduced by the sinusoidal modulation of the serial data bit sequence. Input jitter tolerance requirements are specified in terms of compliance with jitter mask which is represented as a combination of points. Each point corresponds to a minimum amplitude of sinusoidal jitter at a given jitter frequency.


FIGURE 25. JITTER TOLERANCE MEASUREMENTS



5.1.1 DS3/STS-1 Jitter Tolerance Requirements

Bellcore GR-499 CORE specifies the minimum requirement of jitter tolerance for Category I and Category II. The jitter tolerance requirement for Category II is the most stringent. Figure 26 shows the jitter tolerance curve as per GR-499 specification.


FIGURE 26. INPUT JITTER TOLERANCE FOR DS3/STS-1



5.1.2 E3 Jitter Tolerance Requirements

ITU-T G.823 standard specifies that the clock and data recovery unit must be able to tolerate jitter up to certain specified limits. Figure 27 shows the tolerance curve.

FIGURE 27. INPUT JITTER TOLERANCE FOR E3



As shown in the Figures above, in the jitter tolerance measurement, the dark line indicates the minimum level of jitter that the E3/DS3/STS-1 compliant component must tolerate. Table 9 below shows the jitter amplitude versus the modulation frequency for various standards.

TABLE 9: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)

| BIT RATE (KB/S) | STANDARD | INPUT JITTER AMPLITUDE (UI _{p-p}) | | | MODULATION FREQUENCY | | | | |
|-----------------|--------------------|---|------|------|----------------------|--------|---------|---------|---------|
| | | A1 | A2 | A3 | F1(Hz) | F2(Hz) | F3(kHz) | F4(kHz) | F5(kHz) |
| 34368 | ITU-T G.823 | 1.5 | 0.15 | - | 100 | 1000 | 10 | 800 | - |
| 44736 | GR-499 CORE Cat I | 5 | 0.1 | - | 10 | 2.3k | 60 | 300 | - |
| 44736 | GR-499 CORE Cat II | 10 | 0.3 | - | 10 | 669 | 22.3 | 300 | - |
| 51840 | GR-253 CORE Cat II | 15 | 1.5 | 0.15 | 10 | 30 | 300 | 2 | 20 |

5.2 JITTER TRANSFER

Jitter Transfer function is defined as the ratio of jitter on the output relative to the jitter applied on the input versus frequency. There are two distinct characteristics in jitter transfer, jitter gain (jitter peaking) defined as the highest ratio above 0dB and jitter transfer bandwidth. The overall jitter transfer bandwidth is controlled by a low bandwidth loop, typically using a voltage-controlled crystal oscillator (VCXO).

The jitter transfer function is a ratio between the jitter output and jitter input for a component, or system often expressed in dB. A negative dB jitter transfer indicates the element removed jitter. A positive dB jitter transfer indicates the element added jitter. A zero dB jitter transfer indicates the element had no effect on jitter. Table 10 shows the jitter transfer characteristics and/or jitter attenuation specifications for various data rates:

TABLE 10: JITTER TRANSFER SPECIFICATION/REFERENCES

| E3 | DS3 | STS-1 |
|-------------|--|-----------------------------|
| ETSI TBR-24 | GR-499 CORE section 7.3.2 Category I and Category II | GR-253 CORE section 5.6.2.1 |

NOTE: The above specifications can be met only with a jitter attenuator that supports E3/DS3/STS-1 rates.

5.3 Jitter Attenuator

An advanced crystal-less jitter attenuator per channel is included in the XRT75R12. The jitter attenuator requires no external crystal nor high-frequency reference clock. By clearing or setting the JATx/Rx_n bits in the channel control registers selects the jitter attenuator either in the Receive or Transmit path on per channel basis. The FIFO size can be either 16-bit or 32-bit. The bits JA0_n and JA1_n can be set to appropriate combination to select the different FIFO sizes or to disable the Jitter Attenuator on a per channel basis. Data is clocked into the FIFO with the associated clock signal (TxClk or RxClk) and clocked out of the FIFO with the dejittered clock. When the FIFO is within two bits of overflowing or underflowing, the FIFO limit status bit, FL_n is set to "1" in the Alarm status register. Reading this bit clears the FIFO and resets the bit into default state.


NOTE: It is recommended to select the 16-bit FIFO for delay-sensitive applications as well as for removing smaller amounts of jitter. Table 11 specifies the jitter transfer mask requirements for various data rates:

TABLE 11: JITTER TRANSFER PASS MASKS

| RATE (KBITS) | MASK | F1 (Hz) | F2 (Hz) | F3 (Hz) | F4 (kHz) | A1(dB) | A2(dB) |
|--------------|----------------------|---------|---------|---------|----------|--------|--------|
| 34368 | G.823 ETSI-TBR-24 | 100 | 300 | 3k | 800k | 0.5 | -19.5 |
| 44736 | GR-499, Cat I | 10 | 10k | - | 15k | 0.1 | - |
| | GR-499, Cat II | 10 | 56.6k | - | 300k | 0.1 | - |
| | GR-253 CORE | 10 | 40 | - | 15k | 0.1 | - |
| 51840 | GR-253 CORE | 10 | 40k | - | 400k | 0.1 | - |

The jitter attenuator within the XRT75R12 meets the latest jitter attenuation specifications and/or jitter transfer characteristics as shown in the Figure 28.

FIGURE 28. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE



5.3.1 JITTER GENERATION

Jitter Generation is defined as the process whereby jitter appears at the output port of the digital equipment in the absence of applied input jitter. Jitter Generation is measured by sending jitter free data to the clock and data recovery circuit and measuring the amount of jitter on the output clock or the re-timed data. Since this is essentially a noise measurement, it requires a definition of bandwidth to be meaningful. The bandwidth is set according to the data rate. In general, the jitter is measured over a band of frequencies.

6.0 DIAGNOSTIC FEATURES

6.1 PRBS Generator and Detector


The XRT75R12 contains an on-chip Pseudo Random Binary Sequence (PRBS) generator and detector for diagnostic purpose. With the PRBSEN_n bit = "1", the transmitter will send out PRBS of $2^{23}-1$ in E3 rate or $2^{15}-1$ in STS-1/DS3 rate. At the same time, the receiver PRBS detector is also enabled. When the correct PRBS pattern is detected by the receiver, the RNEG/LCV pin will go "Low" to indicate PRBS synchronization has been achieved. When the PRBS detector is not in sync the PRBSLS bit will be set to "1" and RNEG/LCV pin will go "High".

With the PRBS mode enabled, the user can also insert a single bit error by toggling "INSPRBS" bit. This is done by writing a "1" to INSPRBS bit. The receiver at RNEG/LCV pin will pulse "High" for one RxClk cycle for every bit error detected. Any subsequent single bit error insertion must be done by first writing a "0" to INSPRBS bit and followed by a "1".

Figure 29 shows the status of RNEG/LCV pin when the XRT75R12 is configured in PRBS mode.

NOTE: In PRBS mode, the device is forced to operate in Single-Rail Mode.

FIGURE 29. PRBS MODE



6.2 LOOPBACKS

The XRT75R12 offers three loopback modes for diagnostic purposes. The loopback modes are selected via the RLB_n and LLB_n bits in the Channel control registers select the loopback modes.


6.2.1 ANALOG LOOPBACK

In this mode, the transmitter outputs TTIP_n and TRing_n are internally connected to the receiver inputs RTIP_n and RRing_n as shown in Figure 30. Data and clock are output at RxClk_n, RxPOS_n and RxNEG_n pins for the corresponding transceiver. Analog loopback exercises most of the functional blocks of the device including the jitter attenuator which can be selected in either the transmit or receive path.

NOTES:

1. In the Analog loopback mode, data is also output via TTIP_n and TRing_n pins.
2. Signals on the RTIP_n and RRing_n pins are ignored during analog loopback.


FIGURE 30. ANALOG LOOPBACK



6.2.2 DIGITAL LOOPBACK

When the Digital Loopback is selected, the transmit clock TxClk_n and transmit data inputs (TxPOS_n & TxNEG_n) are looped back and output onto the RxClk_n, RxPOS_n and RxNEG_n pins as shown in Figure 31.

FIGURE 31. DIGITAL LOOPBACK




6.2.3 REMOTE LOOPBACK

With Remote loopback activated as shown in Figure 32, the receive data on RTIP and RRing is looped back after the jitter attenuator (if selected in receive or transmit path) to the transmit path using RxClk as transmit timing. The receive data is also output via the RxPOS and RxNEG pins.

NOTE: Input signals on TxClk, TxPOS and TxNEG are ignored during Remote loopback.


FIGURE 32. REMOTE LOOPBACK



6.3 TRANSMIT ALL ONES (TAOS)

Transmit All Ones (TAOS) can be set by setting the TAOS_n control bits to “1” in the Channel control registers. When the TAOS is set, the Transmit Section generates and transmits a continuous AMI all “1’s” pattern on TTIP_n and TRing_n pins. The frequency of this ones pattern is determined by TxClk_n. The TAOS data path is shown in Figure 33. TAOS does not operate in Analog loopback or Remote loopback modes, however will function in Digital loopback mode.

FIGURE 33. TRANSMIT ALL ONES (TAOS)



7.0 MICROPROCESSOR INTERFACE BLOCK


The Microprocessor Interface section supports communication between the local microprocessor (μ P) and the LIU. The XRT75R12 supports a parallel interface asynchronously or synchronously timed to the LIU. The microprocessor interface is selected by the state of the Pmode input pin. Selecting the microprocessor interface mode is shown in Table 12.

TABLE 12: SELECTING THE MICROPROCESSOR INTERFACE MODE

| PMODE | MICROPROCESSOR MODE |
|--------|---------------------|
| "Low" | Asynchronous Mode |
| "High" | Synchronous Mode |

The local μ P configures the LIU by writing data into specific addressable, on-chip Read/Write registers. The μ P provides the signals which are required for a general purpose microprocessor to read or write data into these registers. The μ P also supports polled and interrupt driven environments. A simplified block diagram of the microprocessor is shown in Figure 34.

FIGURE 34. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK



7.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS

The LIU may be configured into different operating modes and have its performance monitored by software through a standard microprocessor using data, address and control signals. These interface signals are described below in Table 13. The microprocessor interface can be configured to operate in Asynchronous mode or Synchronous mode.

TABLE 13: XRT75R12 MICROPROCESSOR INTERFACE SIGNALS

| PIN NAME | TYPE | DESCRIPTION |
|--------------------|------|---|
| Pmode | I | Microprocessor Interface Mode Select Input pin This pin is used to specify the microprocessor interface mode. |
| D[7:0] | I/O | Bi-Directional Data Bus for register "Read" or "Write" Operations. |
| Addr[7:0] | I | Eight-Bit Address Bus Inputs The XRT75R12 LIU microprocessor interface uses a direct address bus. This address bus is provided to permit the user to select an on-chip register for Read/Write access. |
| \overline{CS} | I | Chip Select Input This active low signal selects the microprocessor interface of the XRT75R12 LIU and enables Read/Write operations with the on-chip register locations. |
| \overline{RD} | I | Read Signal This active low input functions as the read signal from the local μP . When this pin is pulled "Low" (if \overline{CS} is "Low") the LIU is informed that a read operation has been requested and begins the process of the read cycle. |
| \overline{WR} | I | Write Signal This active low input functions as the write signal from the local μP . When this pin is pulled "Low" (if \overline{CS} is "Low") the LIU is informed that a write operation has been requested and begins the process of the write cycle. |
| \overline{RDY} | O | Ready Output This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command. |
| \overline{INT} | O | Interrupt Output This active low signal is provided by the LIU to alert the local mP that a change in alarm status has occurred. This pin is Reset Upon Read (RUR) once the alarm status registers have been cleared. |
| \overline{RESET} | I | Reset Input This active low input pin is used to Reset the LIU. |

7.2 ASYNCHRONOUS AND SYNCHRONOUS DESCRIPTION

Whether the LIU is configured for Asynchronous or Synchronous mode, the following descriptions apply. The synchronous mode requires an input clock (PCLK) to be used as the microprocessor timing reference. Read and Write operations are described below.

Read Cycle (For Pmode = "0" or "1")

Whenever the local μ P wishes to read the contents of a register, it should do the following.

1. Place the address of the target register on the address bus input pins Addr[7:0].
2. While the μ P is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables communication between the μ P and the LIU microprocessor interface block.
3. Next, the μ P should indicate that this current bus cycle is a Read operation by toggling the $\overline{\text{RD}}$ input pin "Low". This action enables the bi-directional data bus output drivers of the LIU.
4. After the μ P toggles the Read signal "Low", the LIU will toggle the $\overline{\text{RDY}}$ output pin "Low". The LIU does this to inform the μ P that the data is available to be read by the μ P, and that it is ready for the next command.
5. After the μ P detects the $\overline{\text{RDY}}$ signal and has read the data, it can terminate the Read Cycle by toggling the $\overline{\text{RD}}$ input pin "High".
6. The $\overline{\text{CS}}$ input pin must be pulled "High" before a new command can be issued.

Write Cycle (For Pmode = "0" or "1")

Whenever a local μ P wishes to write a byte or word of data into a register within the LIU, it should do the following.

1. Place the address of the target register on the address bus input pins Addr[7:0].
2. While the μ P is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables communication between the μ P and the LIU microprocessor interface block.
3. The μ P should then place the byte or word that it intends to write into the target register, on the bi-directional data bus D[7:0].
4. Next, the μ P should indicate that this current bus cycle is a Write operation by toggling the $\overline{\text{WR}}$ input pin "Low". This action enables the bi-directional data bus input drivers of the LIU.
5. After the μ P toggles the Write signal "Low", the LIU will toggle the $\overline{\text{RDY}}$ output pin "Low". The LIU does this to inform the μ P that the data has been written into the internal register location, and that it is ready for the next command.
6. The $\overline{\text{CS}}$ input pin must be pulled "High" before a new command can be issued.

FIGURE 35. ASYNCHRONOUS μ P INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 14: ASYNCHRONOUS TIMING SPECIFICATIONS

| SYMBOL | PARAMETER | MIN | MAX | UNITS |
|--------|--|-----|-----|-------|
| t_0 | Valid Address to \overline{CS} Falling Edge | 0 | - | ns |
| t_1 | \overline{CS} Falling Edge to \overline{RD} Assert | 0 | - | ns |
| t_2 | \overline{RD} Assert to \overline{RDY} Assert | - | 65 | ns |
| NA | \overline{RD} Pulse Width (t_2) | 70 | - | ns |
| t_3 | \overline{CS} Falling Edge to \overline{WR} Assert | 0 | - | ns |
| t_4 | \overline{WR} Assert to \overline{RDY} Assert | - | 65 | ns |
| NA | \overline{WR} Pulse Width (t_4) | 70 | - | ns |

FIGURE 36. SYNCHRONOUS μ P INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS




TABLE 15: SYNCHRONOUS TIMING SPECIFICATIONS

| SYMBOL | PARAMETER | MIN | MAX | UNITS |
|--------|--|-----|-----|----------------|
| t_0 | Valid Address to \overline{CS} Falling Edge | 0 | - | ns |
| t_1 | \overline{CS} Falling Edge to \overline{RD} Assert | 0 | - | ns |
| t_2 | \overline{RD} Assert to \overline{RDY} Assert | - | 35 | ns, see note 1 |
| NA | \overline{RD} Pulse Width (t_2) | 40 | - | ns |
| t_3 | \overline{CS} Falling Edge to \overline{WR} Assert | 0 | - | ns |
| t_4 | \overline{WR} Assert to \overline{RDY} Assert | - | 35 | ns, see note 1 |
| NA | \overline{WR} Pulse Width (t_4) | 40 | - | ns |
| | PCLK Period | 15 | | ns |
| | PCLK Duty Cycle | | | |
| | PCLK "High/Low" time | | | |

NOTE: 1. This timing parameter is based on the frequency of the synchronous clock (PCLK). To determine the access time, use the following formula: $(PCLK_{period} * 2) + 5ns$

7.3 Register Map

TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R12

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|------------------------------------|----------------------------|-------|------|---|
| 0x00 | CR0 | APST | R/W | APS Transmit Redundancy Control Register 0-5 |
| CHANNEL 0 CONTROL REGISTERS | | | | |
| 0x01 | CR1 | IER0 | R/W | Source Level Interrupt Enable Register - Ch 0 |
| 0x02 | CR2 | ISR0 | RUR | Source Level Interrupt Status Register Ch 0 |
| 0x03 | CR3 | AS0 | R/O | Alarm Status Register - Ch 0 |
| 0x04 | CR4 | TC0 | R/W | Transmit Control Register - Ch 0 |
| 0x05 | CR5 | RC0 | R/W | Receive Control Register - Ch 0 |
| 0x06 | CR6 | CC0 | R/W | Channel Control Register - Ch 0 |
| 0x07 | CR7 | JA0 | R/W | Jitter Attenuator Control Register - Ch 0 |
| 0x08 | CR8 | APSR | R/W | APS Receive Redundancy Control Register 0-5 |
| 0x09 | | | | |
| 0x0A | CR10 | EM0 | R/W | Error counter MS Byte Ch 0 |
| 0x0B | CR11 | EL0 | R/W | Error counter LS Byte |
| 0x0C | CR12 | EH0 | R/W | Error counter Holding register |
| 0x0D | | | | |
| 0x0E | | | | |
| 0x0F | | | | |
| 0x10 | | | | |
| CHANNEL 1 CONTROL REGISTERS | | | | |
| 0x11 | CR17 | IER1 | R/W | Source Level Interrupt Enable Register - Ch 1 |
| 0x12 | CR18 | ISR1 | RUR | Source Level Interrupt Status Register - Ch 1 |
| 0x13 | CR19 | AS1 | R/O | Alarm Status Register - Ch 1 |
| 0x14 | CR20 | TC0 | R/W | Transmit Control Register - Ch 1 |
| 0x15 | CR21 | RC1 | R/W | Receive Control Register - Ch 1 |
| 0x16 | CR22 | CC1 | R/W | Channel Control Register - Ch 1 |
| 0x17 | CR23 | JA1 | R/W | Jitter Attenuator Control Register - Ch 1 |
| 0x18 | | | | |
| 0x19 | | | | |
| 0x1A | CR26 | EM1 | R/W | Error counter MSByte Ch 1 |
| 0x1B | CR27 | EL1 | R/W | Error counter LSbyte |
| 0x1C | CR28 | EH1 | R/W | Error counter Holding register |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|------------------------------------|----------------------------|-------|------|---|
| 0x1D | | | | |
| 0x1E | | | | |
| 0x1F | | | | |
| 0x20 | | | | |
| CHANNEL 2 CONTROL REGISTERS | | | | |
| 0x21 | CR33 | IER2 | R/W | Source Level Interrupt Enable Register - Ch 2 |
| 0x22 | CR34 | ISR2 | RUR | Source Level Interrupt Status Register - Ch 2 |
| 0x23 | CR35 | AS2 | R/O | Alarm Status Register - Ch 2 |
| 0x24 | CR36 | TC2 | R/W | Transmit Control Register - Ch 2 |
| 0x25 | CR37 | RC2 | R/W | Receive Control Register - Ch 2 |
| 0x26 | CR38 | CC2 | R/W | Channel Control Register - Ch 2 |
| 0x27 | CR39 | JA2 | R/W | Jitter Attenuator Control Register - Ch 2 |
| 0x28 | | | | |
| 0x29 | | | | |
| 0x2A | CR42 | EM2 | R/W | Error counter MSByte Ch 2 |
| 0x2B | CR43 | EL2 | R/W | Error counter LSbyte |
| 0x2C | CR44 | EH2 | R/W | Error counter Holding register |
| 0x2D | | | | |
| 0x2E | | | | |
| 0x2F | | | | |
| 0x30 | | | | |
| CHANNEL 3 CONTROL REGISTERS | | | | |
| 0x31 | CR49 | IER3 | R/W | Source Level Interrupt Enable Register - Ch 3 |
| 0x32 | CR50 | ISR3 | RUR | Source Level Interrupt Status Register - Ch 3 |
| 0x33 | CR51 | AS3 | R/O | Alarm Status Register - Ch 3 |
| 0x34 | CR52 | TC3 | R/W | Transmit Control Register - Ch 3 |
| 0x35 | CR53 | RC3 | R/W | Receive Control Register - Ch 3 |
| 0x36 | CR54 | CC3 | R/W | Channel Control Register - Ch 3 |
| 0x37 | CR55 | JA3 | R/W | Jitter Attenuator Control Register - Ch 3 |
| 0x38 | | | | |
| 0x39 | | | | |
| 0x3A | CR58 | EM3 | R/W | Error counter MSByte Ch 3 |
| 0x3B | CR59 | EL3 | R/W | Error counter LSbyte |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|------------------------------------|----------------------------|-------|------|---|
| 0x3C | CR60 | EH3 | R/W | Error counter Holding register |
| 0x3D | | | | |
| 0x3E | | | | |
| 0x3F | | | | |
| 0x40 | | | | |
| CHANNEL 4 CONTROL REGISTERS | | | | |
| 0x41 | CR65 | IER4 | R/W | Source Level Interrupt Enable Register - Ch 4 |
| 0x42 | CR66 | ISR4 | RUR | Source Level Interrupt Status Register - Ch 4 |
| 0x43 | CR67 | AS4 | R/O | Alarm Status Register - Ch 4 |
| 0x44 | CR68 | TC4 | R/W | Transmit Control Register - Ch 4 |
| 0x45 | CR69 | RC4 | R/W | Receive Control Register - Ch 4 |
| 0x46 | CR70 | CC4 | R/W | Channel Control Register - Ch 4 |
| 0x47 | CR71 | JA4 | R/W | Jitter Attenuator Control Register - Ch 4 |
| 0x48 | | | | |
| 0x49 | | | | |
| 0x4A | CR74 | EM4 | R/W | Error counter MSByte Ch 4 |
| 0x4B | CR75 | EL4 | R/W | Error counter LSbyte |
| 0x4C | CR76 | EH4 | R/W | Error counter Holding register |
| 0x4D | | | | |
| 0x4E | | | | |
| 0x4F | | | | |
| 0x50 | | | | |
| CHANNEL 5 CONTROL REGISTERS | | | | |
| 0x51 | CR81 | IER5 | R/W | Source Level Interrupt Enable Register - Ch 5 |
| 0x52 | CR82 | ISR5 | RUR | Source Level Interrupt Status Register - Ch 5 |
| 0x53 | CR83 | AS5 | R/O | Alarm Status Register - Ch 5 |
| 0x54 | CR84 | TC5 | R/W | Transmit Control Register - Ch 5 |
| 0x55 | CR85 | RC5 | R/W | Receive Control Register - Ch 5 |
| 0x56 | CR86 | CC5 | R/W | Channel Control Register - Ch 5 |
| 0x57 | CR87 | JA5 | R/W | Jitter Attenuator Control Register - Ch 5 |
| 0x58 | | | | |
| 0x59 | | | | |
| 0x5A | CR90 | EM5 | R/W | Error counter MSByte Ch 5 |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|---------------|----------------------------|-------|------|------------------------------------|
| 0x5B | CR91 | EL5 | R/W | Error counter LSbyte |
| 0x5C | CR92 | EH5 | R/W | Error counter Holding register |
| 0x5D | | | | |
| 0x5E | | | | |
| 0x5F | | | | |
| 0x60 | CR96 | CIE | R/W | Channel 0-5 Interrupt Enable flags |
| 0x61 | CR97 | CIS | R/O | Channel 0-5 Interrupt status flags |
| 0x62 | | | | |
| 0x63 | | | | |
| 0x64 | | | | |
| 0x65 | | | | |
| 0x66 | | | | |
| 0x67 | | | | |
| 0x68 | | | | |
| 0x69 | | | | |
| 0x6A | | | | |
| 0x6B | | | | |
| 0x6C | | | | |
| 0x6D | | | | |
| 0x6E | CR110 | PN | R/O | Device Part Number Register |
| 0x6F | CR111 | VN | R/O | Chip Revision Number Register |
| 0x70 | | | | |
| 0x71 | | | | |
| 0x72 | | | | |
| 0x73 | | | | |
| 0x74 | | | | |
| 0x75 | | | | |
| 0x76 | | | | |
| 0x77 | | | | |
| 0x78 | | | | |
| 0x79 | | | | |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|------------------------------------|----------------------------|-------|------|---|
| 0x7A | | | | |
| 0x7B | | | | |
| 0x7C | | | | |
| 0x7D | | | | |
| 0x7E | | | | |
| 0x7F | | | | |
| 0x80 | CR128 | APST | R/W | APS Transmit Redundancy Control Register 6-11 |
| CHANNEL 6 CONTROL REGISTERS | | | | |
| 0x81 | CR129 | IER6 | R/W | Source Level Interrupt Enable Register - Ch 6 |
| 0x82 | CR130 | ISR6 | RUR | Source Level Interrupt Status Register - Ch 6 |
| 0x83 | CR131 | AS6 | R/O | Alarm Status Register - Ch 6 |
| 0x84 | CR132 | TC6 | R/W | Transmit Control Register - Ch 6 |
| 0x85 | CR133 | RC6 | R/W | Receive Control Register - Ch 6 |
| 0x86 | CR134 | CC6 | R/W | Channel Control Register - Ch 6 |
| 0x87 | CR135 | JA6 | R/W | Jitter Attenuator Control Register - Ch 6 |
| 0x88 | CR136 | APSR | R/W | APS Receive Redundancy Control Register 6-11 |
| 0x89 | | | | |
| 0x8A | CR138 | EM6 | R/W | Error counter MSByte Ch 6 |
| 0x8B | CR139 | EL6 | R/W | Error counter LSbyte |
| 0x8C | CR140 | EH6 | R/W | Error counter Holding register |
| 0x8D | | | | |
| 0x8E | | | | |
| 0x8F | | | | |
| 0x90 | | | | |
| CHANNEL 7 CONTROL REGISTERS | | | | |
| 0x91 | CR145 | IER7 | R/W | Source Level Interrupt Enable Register - Ch 7 |
| 0x92 | CR146 | ISR7 | RUR | Source Level Interrupt Status Register - Ch 7 |
| 0x93 | CR147 | AS7 | R/O | Alarm Status Register - Ch 7 |
| 0x94 | CR148 | TC7 | R/W | Transmit Control Register - Ch 7 |
| 0x95 | CR149 | RC7 | R/W | Receive Control Register - Ch 7 |
| 0x96 | CR150 | CC7 | R/W | Channel Control Register - Ch 7 |
| 0x97 | CR151 | JA7 | R/W | Jitter Attenuator Control Register - Ch 7 |
| 0x98 | | | | |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|------------------------------------|----------------------------|-------|------|---|
| 0x99 | | | | |
| 0x9A | CR154 | EM7 | R/W | Error counter MSByte Ch 7 |
| 0x9B | CR155 | EL7 | R/W | Error counter LSbyte |
| 0x9C | CR156 | EH7 | R/W | Error counter Holding register |
| 0x9D | | | | |
| 0x9E | | | | |
| 0x9F | | | | |
| 0xA0 | | | | |
| CHANNEL 8 CONTROL REGISTERS | | | | |
| 0xA1 | CR161 | IER8 | R/W | Source Level Interrupt Enable Register - Ch 8 |
| 0xA2 | CR162 | ISR8 | RUR | Source Level Interrupt Status Register - Ch 8 |
| 0xA3 | CR163 | AS8 | R/O | Alarm Status Register - Ch 8 |
| 0xA4 | CR164 | TC8 | R/W | Transmit Control Register - Ch 8 |
| 0xA5 | CR165 | RC8 | R/W | Receive Control Register - Ch 8 |
| 0xA6 | CR166 | CC8 | R/W | Channel Control Register - Ch 8 |
| 0xA7 | CR167 | JA8 | R/W | Jitter Attenuator Control Register - Ch 8 |
| 0xA8 | | | | |
| 0xA9 | | | | |
| 0xAA | CR170 | EM8 | R/W | Error counter MSByte Ch 8 |
| 0xAB | CR171 | EL8 | R/W | Error counter LSbyte |
| 0xAC | CR172 | EH8 | R/W | Error counter Holding register |
| 0xAD | | | | |
| 0xAE | | | | |
| 0xAF | | | | |
| 0xB0 | | | | |
| CHANNEL 9 CONTROL REGISTERS | | | | |
| 0xB1 | CR177 | IER9 | R/W | Source Level Interrupt Enable Register - Ch 9 |
| 0xB2 | CR178 | ISR9 | RUR | Source Level Interrupt Status Register - Ch 9 |
| 0xB3 | CR179 | AS9 | R/O | Alarm Status Register - Ch 9 |
| 0xB4 | CR180 | TC9 | R/W | Transmit Control Register - Ch 9 |
| 0xB5 | CR181 | RC9 | R/W | Receive Control Register - Ch 9 |
| 0xB6 | CR182 | CC9 | R/W | Channel Control Register - Ch 9 |
| 0xB7 | CR183 | JA9 | R/W | Jitter Attenuator Control Register - Ch 9 |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|-------------------------------------|----------------------------|-------|------|--|
| 0xB8 | | | | |
| 0xB9 | | | | |
| 0xBA | CR186 | EM9 | R/W | Error counter MSByte Ch 9 |
| 0xBB | CR187 | EL9 | R/W | Error counter LSbyte |
| 0xBC | CR188 | EH9 | R/W | Error counter Holding register |
| 0xBD | | | | |
| 0xBE | | | | |
| 0xBF | | | | |
| 0xC0 | | | | |
| CHANNEL 10 CONTROL REGISTERS | | | | |
| 0xC1 | CR193 | IER10 | R/W | Source Level Interrupt Enable Register - Ch 10 |
| 0xC2 | CR194 | ISR10 | RUR | Source Level Interrupt Status Register - Ch 10 |
| 0xC3 | CR195 | AS10 | R/O | Alarm Status Register - Ch 10 |
| 0xC4 | CR196 | TC10 | R/W | Transmit Control Register - Ch 10 |
| 0xC5 | CR197 | RC10 | R/W | Receive Control Register - Ch 10 |
| 0xC6 | CR198 | CC10 | R/W | Channel Control Register - Ch 10 |
| 0xC7 | CR199 | JA10 | R/W | Jitter Attenuator Control Register - Ch 10 |
| 0xC8 | | | | |
| 0xC9 | | | | |
| 0xCA | CR202 | EM10 | R/W | Error counter MSByte Ch 10 |
| 0xCB | CR203 | EL10 | R/W | Error counter LSbyte |
| 0xCC | CR204 | EH10 | R/W | Error counter Holding register |
| 0xCD | | | | |
| 0xCE | | | | |
| 0xCF | | | | |
| 0xD0 | | | | |
| CHANNEL 11 CONTROL REGISTERS | | | | |
| 0xD1 | CR209 | IER11 | R/W | Source Level Interrupt Enable Register - Ch 11 |
| 0xD2 | CR210 | ISR11 | RUR | Source Level Interrupt Status Register - Ch 11 |
| 0xD3 | CR211 | AS11 | R/O | Alarm Status Register - Ch 11 |
| 0xD4 | CR212 | TC11 | R/W | Transmit Control Register - Ch 11 |
| 0xD5 | CR213 | RC11 | R/W | Receive Control Register - Ch 11 |
| 0xD6 | CR214 | CC11 | R/W | Channel Control Register - Ch 11 |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|---------------|----------------------------|-------|------|--|
| 0xD7 | CR215 | JA11 | R/W | Jitter Attenuator Control Register - Ch 11 |
| 0xD8 | | | | |
| 0xD9 | | | | |
| 0xDA | CR218 | EM11 | R/W | Error counter MSByte Ch 11 |
| 0xDB | CR219 | EL11 | R/W | Error counter LSbyte |
| 0xDC | CR229 | EH11 | R/W | Error counter Holding register |
| 0xDD | | | | |
| 0xDE | | | | |
| 0xDF | | | | |
| 0xE0 | CR224 | CIE | R/W | Channel 6-11 Interrupt enable flags |
| 0xE1 | CR225 | CIS | R/O | Channel 6-11 Interrupt status flags |
| 0xE2 | | | | |
| 0xE3 | | | | |
| 0xE4 | | | | |
| 0xE5 | | | | |
| 0xE6 | | | | |
| 0xE7 | | | | |
| 0xE8 | | | | |
| 0xE9 | | | | |
| 0xEA | | | | |
| 0xEB | | | | |
| 0xEC | | | | |
| 0xED | | | | |
| 0xEE | | | | |
| 0xEF | | | | |
| 0xF0 | | | | |
| 0xF1 | | | | |
| 0xF2 | | | | |
| 0xF3 | | | | |
| 0xF4 | | | | |
| 0xF5 | | | | |
| 0xF6 | | | | |

| ADDRESS (HEX) | COMMAND REGISTER (DECIMAL) | LABEL | TYPE | REGISTER NAME |
|------------------|-------------------------------|-------|------|---------------|
| 0xF7 | | | | |
| 0xF8 | | | | |
| 0xF5 | | | | |
| 0xF9 | | | | |
| 0xFA | | | | |
| 0xFB | | | | |
| 0xFC | | | | |
| 0xFD | | | | |
| 0xFE | | | | |
| 0xFF | | | | |

THE GLOBAL/CHIP-LEVEL REGISTERS

The register set, within the XRT75R12 contains ten global or chip-level registers. These registers control operations in more than one channel or apply to the complete chip. This section will present detailed information on the Global Registers.

TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS

| ADDRESS | COMMAND REGISTER | LABEL | TYPE | REGISTER NAME |
|---------|------------------|-------|------|---|
| 0x00 | CR0 | APST | R/W | APS Transmit Redundancy Control Register 0-5 |
| 0x08 | CR8 | APSR | R/W | APS Receive Redundancy Control Register 0-5 |
| 0x80 | CR128 | APST | R/W | APS Transmit Redundancy Control Register 6-11 |
| 0x88 | CR136 | APSR | R/W | APS Receive Redundancy Control Register 6-11 |
| 0x60 | CR96 | CIE | R/W | Channel 0-5 Interrupt Enable flags |
| 0x61 | CR97 | CIS | R/O | Channel 0-5 Interrupt status flags |
| 0xE0 | CR224 | CIE | R/W | Channel 6-11 Interrupt enable flags |
| 0xE1 | CR225 | CIS | R/O | Channel 6-11 Interrupt status flags |
| 0x6E | CR110 | PN | ROM | Device Part Number Register |
| 0x6F | CR111 | VN | ROM | Chip Revision/Version Number Register |

REGISTER DESCRIPTION - GLOBAL REGISTERS

TABLE 18: APS/REDUNDANCY TRANSMIT CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Reserved | Reserved | TxON Ch 5 | TxON Ch 4 | TxON Ch 3 | TxON Ch 2 | TxON Ch 1 | TxON Ch 0 |
| | | R/W | R/W | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|----------------------------|--|------|---|
| 7,6 | Reserved | | |
| 5 4 3 2 1 0 | TxON Ch 5 TxON Ch 4 TxON Ch 3 TxON Ch 2 TxON Ch 1 TxON Ch 0 | R/W | <p>Transmit Section ON - Channel n</p> <p>This READ/WRITE bit-field is used to turn on or turn off the Transmit Driver associated with Channel n. If the user turns on the Transmit Driver, then Channel n will transmit DS3, E3 or STS-1 pulses on the line via the TTIP_n and TRING_n output pins.</p> <p>Conversely, if the user turns off the Transmit Driver, then the TTIP_n and TRING_n output pins will be tri-stated.</p> <p>0 - Shuts off the Transmit Driver associated with Channel n and tri-states the TTIP_n and TRING_n output pins.</p> <p>1 - Turns on the Transmit Driver associated with Channel n.</p> <p>NOTE: The master TxON control pin(pin # P4) must be in a high state (logic 1) for this operation to turn on any channel.</p> |

TABLE 19: APS/REDUNDANCY TRANSMIT CONTROL REGISTER - CR8 (ADDRESS LOCATION = 0x08)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|----------|------------|------------|-----------|-----------|-----------|-----------|
| Reserved | Reserved | TxON Ch 11 | TxON Ch 10 | TxON Ch 9 | TxON Ch 8 | TxON Ch 7 | TxON Ch 6 |
| | | R/W | R/W | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|----------------------------|--|------|---|
| 7,6 | Reserved | | |
| 5 4 3 2 1 0 | TxON Ch 11 TxON Ch 10 TxON Ch 9 TxON Ch 8 TxON Ch 7 TxON Ch 6 | R/W | <p>Transmit Section ON - Channel n</p> <p>This READ/WRITE bit-field is used to turn on or turn off the Transmit Driver associated with Channel n on a per channel basis. If the user turns on the Transmit Driver, then Channel n will transmit DS3, E3 or STS-1 pulses on the line via the TTIP_n and TRING_n output pins. Conversely, if the user turns off the Transmit Driver (for channel n), the TTIP_n and TRING_n output pins will be tri-stated.</p> <p>0 - Shuts off the Transmit Driver associated with Channel n and tri-states the TTIP_n and TRING_n output pins.</p> <p>1 - Turns on the Transmit Driver associated with Channel n.</p> <p>NOTE: The master TxON control (pin # P4) must be in a high state (logic 1) for this operation to turn on any channel.</p> |

TABLE 20: CHANNEL LEVEL INTERRUPT ENABLE REGISTER - CR96 (ADDRESS LOCATION = 0x60)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|----------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| Reserved | Reserved | Channel 5 Interrupt Enable | Channel 4 Interrupt Enable | Channel 3 Interrupt Enable | Channel 2 Interrupt Enable | Channel 1 Interrupt Enable | Channel 0 Interrupt Enable |
| | | R/W | R/W | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|----------------------------|--|------|---|
| 7,6 | Unused | | |
| 5 4 3 2 1 0 | Channel 5 Interrupt Enable Channel 4 Interrupt Enable Channel 3 Interrupt Enable Channel 2 Interrupt Enable Channel 1 Interrupt Enable Channel 0 Interrupt Enable | R/W | <p>Channel n Interrupt Enable Bit:</p> <p>This READ/WRITE bit is used to:</p> <ul style="list-style-type: none"> To enable Channel n for Interrupt Generation at the Channel Level To disable all Interrupts associated with Channel n within the XRT75R12 <p>This is a "master" enable bit for each channel. This bit allows control on a per channel basis to signal the Host of selected error conditions.</p> <p>If a bit is cleared, no interrupts from that channel will be sent to the Host via the INT.</p> <p>If the bit is set (logic 1), any generated interrupt in channel n that has been enabled in the <u>Interrupt Enable register (IERn)</u> for the channel will activate the INT pin to the Host.</p> <p>0 - Disables all Channel n related Interrupts.</p> <p>1 - Enables Channel n-related Interrupts. The user must enable individual Channel n related Interrupts at the source level, before they are can generate an interrupt.</p> |

TABLE 21: CHANNEL LEVEL INTERRUPT ENABLE REGISTER - CR224 (ADDRESS LOCATION = 0xE0)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|----------|-----------------------------|-----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| Reserved | Reserved | Channel 11 Interrupt Enable | Channel 10 Interrupt Enable | Channel 9 Interrupt Enable | Channel 8 Interrupt Enable | Channel 7 Interrupt Enable | Channel 6 Interrupt Enable |
| | | R/W | R/W | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|----------------------------|--|------|--|
| 7,6 | Reserved | | |
| 5 4 3 2 1 0 | Channel 11 Interrupt Enable Channel 10 Interrupt Enable Channel 9 Interrupt Enable Channel 8 Interrupt Enable Channel 7 Interrupt Enable Channel 6 Interrupt Enable | R/W | <p>Channel n Interrupt Enable Bit: This READ/WRITE bit is used to:</p> <ul style="list-style-type: none"> To enable Channel n for Interrupt Generation at the Channel Level To disable all Interrupts associated with Channel n within the XRT75R12 <p>This is a "master" enable bit for each channel. This bit allows control on a per channel basis to signal the Host of selected error conditions.</p> <p>If a bit is cleared, no interrupts from that channel will be sent to the Host via the INT pin.</p> <p>If the bit is set (logic 1), any generated interrupt in channel n that has been enabled in the Interrupt Enable register (IERn) for the channel will activate the INT pin to the Host.</p> <p>0 - Disables all Channel n related Interrupts. 1 - Enables Channel n-related Interrupts. The user must enable individual Channel n related Interrupts at the source level, before they are can generate an interrupt.</p> |

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|----------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| Reserved | Reserved | Channel 5 Interrupt Status | Channel 4 Interrupt Status | Channel 3 Interrupt Status | Channel 2 Interrupt Status | Channel 1 Interrupt Status | Channel 0 Interrupt Status |
| | | R/O | R/O | R/O | R/O | R/O | R/O |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|----------------------------|--|------|---|
| 7, 6 | Reserved | | |
| 5 4 3 2 1 0 | Channel 5 Interrupt Status Channel 4 Interrupt Status Channel 3 Interrupt Status Channel 2 Interrupt Status Channel 1 Interrupt Status Channel 0 Interrupt Status | R/O | <p>Channel n Interrupt Status Bit:</p> <p>This READ-ONLY bit-field indicates whether the XRT75R12 has a pending Channel n-related interrupt that is awaiting service. The first six channels are serviced through this location and the other six at address 0xE1. These two registers are used by the Host to identify the source channel of an active interrupt.</p> <p>0 - Indicates that there is NO Channel n-related Interrupt awaiting service.</p> <p>1 - Indicates that there is at least one Channel n-related Interrupt awaiting service. In this case, the user's Interrupt Service routine should be written such that the Microprocessor will now proceed to read out the contents of the Source Level Interrupt Status Register - Channel n (Address Locations = 0xn2) to determine the exact source of the interrupt request.</p> <p>NOTE: Once this bit-field is set to "1", it will not be cleared back to "0" until the user has read out the contents of the Source-Level Interrupt Status Register bit, that corresponds to the interrupt request channel.</p> |

TABLE 22: The above is: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR97 (ADDRESS LOCATION = 0x61)

TABLE 23: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR225 (ADDRESS LOCATION = 0xE1)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|----------|-----------------------------|-----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| Reserved | Reserved | Channel 11 Interrupt Status | Channel 10 Interrupt Status | Channel 9 Interrupt Status | Channel 8 Interrupt Status | Channel 7 Interrupt Status | Channel 6 Interrupt Status |
| | | R/O | R/O | R/O | R/O | R/O | R/O |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|----------------------------|--|------|--|
| 7, 6 | Reserved | | |
| 5 4 3 2 1 0 | Channel 11 Interrupt Status Channel 10 Interrupt Status Channel 9 Interrupt Status Channel 8 Interrupt Status Channel 7 Interrupt Status Channel 6 Interrupt Status | R/O | <p>Channel n Interrupt Status Bit:</p> <p>This READ-ONLY bit-field indicates whether the XRT75R12 has a pending Channel n-related interrupt that is awaiting service. The last six channels are serviced through this location and the other six at address 0x61. These two registers are used by the Host to identify the source channel of an active interrupt.</p> <p>0 - Indicates that there is NO Channel n-related Interrupt awaiting service.</p> <p>1 - Indicates that there is at least one Channel n-related Interrupt awaiting service. In this case, the user's Interrupt Service routine should be written such that the Microprocessor will now proceed to read out the contents of the Source Level Interrupt Status Register - Channel n (Address Locations = 0xn2) to determine the exact source of the interrupt request.</p> <p><i>NOTE: Once this bit-field is set to "1", it will not be cleared back to "0" until the user has read out the contents of the Source-Level Interrupt Status Register bit, that corresponds to the interrupt request channel.</i></p> |

TABLE 24: DEVICE/PART NUMBER REGISTER - CR110 (ADDRESS LOCATION = 0x6E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| Part Number ID Value | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DEFAULT VALUE | DESCRIPTION |
|------------|----------------------|------|---------------|--|
| 7 - 0 | Part Number ID Value | R/O | 0x77 | <p>Part Number ID Value:</p> <p>This READ-ONLY register contains a unique value for the XRT75R12. This value will always be 0x77.</p> |

TABLE 25: CHIP REVISION NUMBER REGISTER - CR111 (ADDRESS LOCATION = 0x6F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Chip Revision Number Value | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | X | X | X | X |

| BIT NUMBER | NAME | TYPE | DEFAULT VALUE | DESCRIPTION |
|------------|----------------------------|------|---------------|---|
| 7 - 0 | Chip Revision Number Value | R/O | 0x0# | <p>Chip Revision Number Value:</p> <p>This READ-ONLY register contains a value that represents the current revision of this XRT75R12. This revision number will always be in the form of "0x0#", where "#" is a hexadecimal value that specifies the current revision of the chip.</p> <p>For example, the very first revision of this chip will contain the value "0x01".</p> |

THE PER-CHANNEL REGISTERS

The XRT75R12 consists of 120 per-Channel Registers (12 channels and 10 registers per channel). Table 9 presents the overall Register Map with the Per-Channel Registers unshaded.

REGISTER DESCRIPTION - PER CHANNEL REGISTERS

TABLE 26: XRT75R12 REGISTER MAP SHOWING INTERRUPT ENABLE REGISTERS (IER_N)

| ADDRESS LOCATION | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|------------------|------|--------------|-------|------|------|------|------|------|------|---|------|------|------|---|----|----|
| 0x0- | APST | IER0 | ISR0 | AS0 | TC0 | RC0 | CC0 | JA0 | APSR | | EM0 | EL0 | EH0 | | | |
| 0x1- | | IER1 | ISR1 | AS1 | TC1 | RC1 | CC1 | JA1 | | | EM1 | EL1 | EH1 | | | |
| 0x2- | | IER2 | ISR2 | AS2 | TC2 | RC2 | CC2 | JA2 | | | EM2 | EL2 | EH2 | | | |
| 0x3- | | IER3 | ISR3 | AS3 | TC3 | RC3 | CC3 | JA3 | | | EM3 | EL3 | EH3 | | | |
| 0x4- | | IER4 | ISR4 | AS4 | TC4 | RC4 | CC4 | JA4 | | | EM4 | EL4 | EH4 | | | |
| 0x5- | | IER5 | ISR5 | AS5 | TC5 | RC5 | CC5 | JA5 | | | EM5 | EL5 | EH5 | | | |
| 0x6- | CIE | CIS | | | | | | | | | | | | | PN | VN |
| 0x7- | | | | | | | | | | | | | | | | |
| 0x8- | APST | IER6 | ISR6 | AS6 | TC6 | RC6 | CC6 | JA6 | APSR | | EM6 | EL6 | EH6 | | | |
| 0x9- | | IER7 | ISR7 | AS7 | TC7 | RC7 | CC7 | JA7 | | | EM7 | EL7 | EH7 | | | |
| 0xA- | | IER8 | ISR8 | AS8 | TC8 | RC8 | CC8 | JA8 | | | EM8 | EL8 | EH8 | | | |
| 0xB- | | IER9 | ISR9 | AS9 | TC9 | RC9 | CC9 | JA9 | | | EM9 | EL9 | EH9 | | | |
| 0xC- | | IER10 | ISR10 | AS10 | TC10 | RC10 | CC10 | JA10 | | | EM10 | EL10 | EH10 | | | |
| 0xD- | | IER11 | ISR11 | AS11 | TC11 | RC11 | CC11 | JA11 | | | EM11 | EL11 | EH11 | | | |
| 0xE- | CIE | CIS | | | | | | | | | | | | | | |
| 0xF- | | | | | | | | | | | | | | | | |

TABLE 27: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL N ADDRESS LOCATION = 0XM1 (m= 0-5 & 8-D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|-------|-------|---|--|--|--|
| Reserved | | | | Change of FL Condition Interrupt Enable Ch n | Change of LOL Condition Interrupt Enable Ch n | Change of LOS Condition Interrupt Enable Ch n | Change of DMO Condition Interrupt Enable Ch n |
| | | | | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 4 | Reserved | R/O | |
| 3 | Change of FL Condition Interrupt Enable - Ch n | R/W | <p>Change of FL (FIFO Limit Alarm) Condition Interrupt Enable - Ch n:</p> <p>This READ/WRITE bit-field is used to enable or disable the Change of FIFO Limit Alarm Condition Interrupt. If the user enables this interrupt, the XRT75R12 will generate an interrupt if any of the following events occur.</p> <ul style="list-style-type: none"> Whenever the Jitter Attenuator (within Channel n) declares the FL (FIFO Limit Alarm) condition. Whenever the Jitter Attenuator (within Channel n) clears the FL (FIFO Limit Alarm) condition. <p>0 - Disables the Change in FL Condition Interrupt. 1 - Enables the Change in FL Condition Interrupt.</p> |
| 2 | Change of LOL Condition Interrupt Enable | R/W | <p>Change of Receive LOL (Loss of Lock) Condition Interrupt Enable - Channel n:</p> <p>This READ/WRITE bit-field is used to enable or disable the Change of Receive LOL Condition Interrupt. If the user enables this interrupt, then the XRT75R12 will generate an interrupt any time any of the following events occur.</p> <ul style="list-style-type: none"> Whenever the Receive Section (within Channel n) declares the Loss of Lock Condition. Whenever the Receive Section (within Channel n) clears the Loss of Lock Condition. <p>0 - Disables the Change in Receive LOL Condition Interrupt. 1 - Enables the Change in Receive LOL Condition Interrupt.</p> |
| 1 | Change of LOS Condition Interrupt Enable | R/W | <p>Change of the Receive LOS (Loss of Signal) Defect Condition Interrupt Enable - Ch 0:</p> <p>This READ/WRITE bit-field is used to enable or disable the Change of the Receive LOS Defect Condition Interrupt. If the user enables this interrupt, then the XRT75R12 will generate an interrupt any time any of the following events occur.</p> <ul style="list-style-type: none"> Whenever the Receive Section (within Channel n) declares the LOS Defect Condition. Whenever the Receive Section (within Channel n) clears the LOS Defect condition. <p>0 - Disables the Change in the LOS Defect Condition Interrupt. 1 - Enables the Change in the LOS Defect Condition Interrupt.</p> |
| 0 | Change of DMO Condition Interrupt Enable | R/W | <p>Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable - Ch n:</p> <p>This READ/WRITE bit-field is used to enable or disable the Change of Transmit DMO Condition Interrupt. If the user enables this interrupt, then the XRT75R12 will generate an interrupt any time any of the following events occur.</p> <ul style="list-style-type: none"> Whenever the Transmit Section toggles the DMO output pin (or bit-field) to "1". Whenever the Transmit Section toggles the DMO output pin (or bit-field) to "0". <p>0 - Disables the Change in the DMO Condition Interrupt. 1 - Enables the Change in the DMO Condition Interrupt.</p> |

TABLE 28: XRT75R12 REGISTER MAP SHOWING INTERRUPT STATUS REGISTERS (ISR_N)

TABLE 29: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL N ADDRESS LOCATION = 0XM2

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|-------|-------|--|---|---|---|
| Reserved | | | | Change of FL Condition Interrupt Status Ch_n | Change of LOL Condition Interrupt Status Ch_n | Change of LOS Condition Interrupt Status Ch_n | Change of DMO Condition Interrupt Status Ch_n |
| | | | | RUR | RUR | RUR | RUR |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 4 | Reserved | | |
| 3 | Change of FL Condition Interrupt Status | RUR | <p>Change of FL (FIFO Limit Alarm) Condition Interrupt Status - Ch n:</p> <p>This RESET-upon-READ bit-field indicates whether or not the Change of FL Condition Interrupt (for Channel n) has occurred since the last read of this register.</p> <p>0 - Indicates that the Change of FL Condition Interrupt has NOT occurred since the last read of this register.</p> <p>1 - Indicates that the Change of FL Condition Interrupt has occurred since the last read of this register.</p> <p>NOTE: The user can determine the current state of the FIFO Alarm condition by reading out the contents of Bit 3 (FL Alarm Declared) within the Alarm Status Register.(n)</p> |
| 2 | Change of LOL Condition Interrupt Status | RUR | <p>Change of Receive LOL (Loss of Lock) Condition Interrupt Status - Ch n:</p> <p>This RESET-upon-READ bit-field indicates whether or not the Change of Receive LOL Condition Interrupt (for Channel n) has occurred since the last read of this register.</p> <p>0 - Indicates that the Change of Receive LOL Condition Interrupt has NOT occurred since the last read of this register.</p> <p>1 - Indicates that the Change of Receive LOL Condition Interrupt has occurred since the last read of this register.</p> <p>NOTE: The user can determine the current state of the Receive LOL Defect condition by reading out the contents of Bit 2 (Receive LOL Defect Declared) within the Alarm Status Register.(n)</p> |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 1 | Change of LOS Condition Interrupt Status | RUR | <p>Change of Receive LOS (Loss of Signal) Defect Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the Change of the Receive LOS Defect Condition Interrupt (for Channel n) has occurred since the last read of this register.</p> <p>0 - Indicates that the Change of the Receive LOS Defect Condition Interrupt has NOT occurred since the last read of this register.</p> <p>1 - Indicates that the Change of the Receive LOS Defect Condition Interrupt has occurred since the last read of this register.</p> <p>NOTE: The user can determine the current state of the Receive LOS Defect condition by reading out the contents of Bit 1 (Receive LOS Defect Declared) within the Alarm Status Register.(n)</p> |
| 0 | Change of DMO Condition Interrupt Status | RUR | <p>Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status - Ch n:</p> <p>This RESET-upon-READ bit-field indicates whether or not the Change of the Transmit DMO Condition Interrupt (for Channel n) has occurred since the last read of this register.</p> <p>0 - Indicates that the Change of the Transmit DMO Condition Interrupt has NOT occurred since the last read of this register.</p> <p>1 - Indicates that the Change of the Transmit DMO Condition Interrupt has occurred since the last read of this register.</p> <p>NOTE: The user can determine the current state of the Transmit DMO Condition by reading out the contents of Bit 0 (Transmit DMO Condition) within the Alarm Status Register.(n)</p> |

TABLE 30: XRT75R12 REGISTER MAP SHOWING ALARM STATUS REGISTERS (AS_N)

TABLE 31: ALARM STATUS REGISTER - CHANNEL N ADDRESS LOCATION = 0XM3

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|---------------------------|-----------------------------|----------------------------|--------------------------------|-----------------------------|-----------------------------|------------------------|
| Reserved | Loss of PRBS Pattern Sync | Digital LOS Defect Declared | Analog LOS Defect Declared | FL (FIFO Limit) Alarm Declared | Receive LOL Defect Declared | Receive LOS Defect Declared | Transmit DMO Condition |
| | R/O | R/O | R/O | R/O | R/O | R/O | R/O |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 | Reserved | | |
| 6 | Loss of PRBS Pattern Lock | R/O | <p>Loss of PRBS Pattern Lock Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the PRBS Receiver (within the Receive Section of Channel n) is declaring PRBS Lock within the incoming PRBS pattern.</p> <p>If the PRBS Receiver detects a very large number of bit-errors within its incoming data-stream, then it will declare the Loss of PRBS Lock Condition.</p> <p>Conversely, if the PRBS Receiver were to detect its pre-determined PRBS pattern with the incoming DS3, E3 or STS-1 data-stream, (with little or no bit errors) then the PRBS Receiver will clear the Loss of PRBS Lock condition.</p> <p>0 - Indicates that the PRBS Receiver is currently declaring the PRBS Lock condition within the incoming DS3, E3 or STS-1 data-stream.</p> <p>1 - Indicates that the PRBS Receiver is currently declaring the Loss of PRBS Lock condition within the incoming DS3, E3 or STS-1 data-stream.</p> <p>NOTE: This register bit is only valid if all of the following are true.</p> <ol style="list-style-type: none"> The PRBS Generator block (within the Transmit Section of the Chip is enabled). The PRBS Receiver is enabled. The PRBS Pattern (that is generated by the PRBS Generator) is somehow looped back into the Receive Path (via the Line-Side) and in-turn routed to the receive input of the PRBS Receiver. |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 5 | Digital LOS Defect Declared | R/O | <p>Digital LOS Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Digital LOS (Loss of Signal) detector is declaring the LOS Defect condition. For DS3 and STS-1 applications, the Digital LOS Detector will declare the LOS Defect condition whenever it detects an absence of pulses (within the incoming DS3 or STS-1 data-stream) for 160 consecutive bit-periods.</p> <p>Further, (again for DS3 and STS-1 applications) the Digital LOS Detector will clear the LOS Defect condition whenever it determines that the pulse density (within the incoming DS3 or STS-1 signal) is at least 33%.</p> <p>0 - Indicates that the Digital LOS Detector is NOT declaring the LOS Defect Condition.</p> <p>1 - Indicates that the Digital LOS Detector is currently declaring the LOS Defect condition.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. LOS Detection (within each channel of the XRT75R12) is performed by both an Analog LOS Detector and a Digital LOS Detector. The LOS state of a given Channel is simply a WIRED-OR of the LOS Defect Declare states of these two detectors. 2. The current LOS Defect Condition (for the channel) can be determined by reading out the contents of Bit 1 (Receive LOS Defect Declared) within this register. |
| 4 | Analog LOS Defect Declared | R/O | <p>Analog LOS Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Analog LOS (Loss of Signal) detector is declaring the LOS Defect condition. For DS3 and STS-1 applications, the Analog LOS Detector will declare the LOS Defect condition whenever it determines that the amplitude of the pulses (within the incoming DS3/STS-1 line signal) drops below a certain Analog LOS Defect Declaration threshold level.</p> <p>Conversely, (again for DS3 and STS-1 applications) the Analog LOS Detector will clear the LOS Defect condition whenever it determines that the amplitude of the pulses (within the incoming DS3/STS-1 line signal) has risen above a certain Analog LOS Defect Clearance threshold level.</p> <p>It should be noted that, in order to prevent "chattering" within the Analog LOS Detector output, there is some built-in hysteresis between the Analog LOS Defect Declaration and the Analog LOS Defect Clearance threshold levels.</p> <p>0 - Indicates that the Analog LOS Detector is NOT declaring the LOS Defect Condition.</p> <p>1 - Indicates that the Analog LOS Detector is currently declaring the LOS Defect condition.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. LOS Detection (within each channel of the XRT75R12) is performed by both an Analog LOS Detector and a Digital LOS Detector. The LOS state of a given Channel is simply a WIRED-OR of the LOS Defect Declare states of these two detectors. 2. The current LOS Defect Condition (for the channel) can be determined by reading out the contents of Bit 1 (Receive LOS Defect Declared) within this register. |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 3 | FL Alarm Declared | R/O | <p>FL (FIFO Limit) Alarm Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Jitter Attenuator block (within Channel_n) is currently declaring the FIFO Limit Alarm. The Jitter Attenuator block will declare the FIFO Limit Alarm anytime the Jitter Attenuator FIFO comes within two bit-periods of either overflowing or under-running.</p> <p>Conversely, the Jitter Attenuator block will clear the FIFO Limit Alarm anytime the Jitter Attenuator FIFO is NO longer within two bit-periods of either overflowing or under-running.</p> <p>Typically, this Alarm will only be declared whenever there is a very serious problem with timing or jitter in the system.</p> <p>0 - Indicates that the Jitter Attenuator block (within Channel_n) is NOT currently declaring the FIFO Limit Alarm condition.</p> <p>1 - Indicates that the Jitter Attenuator block (within Channel_n) is currently declaring the FIFO Limit Alarm condition.</p> <p>NOTE: This bit-field is only active if the Jitter Attenuator (within Channel_n) has been enabled.</p> |
| 2 | Receive LOL Condition Declared | R/O | <p>Receive LOL (Loss of Lock) Condition Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive Section (within Channel_n) is currently declaring the LOL (Loss of Lock) condition.</p> <p>The Receive Section (of Channel_n) will declare the LOL Condition, if the frequency of the Recovered Clock signal differs from that of the reference clock programmed for that channel (from the appropriate oscillator or the SFM clock synthesizer if in that mode) by 0.5% (or 5000ppm) or more .</p> <p>0 - Indicates that the Receive Section of Channel_n is NOT currently declaring the LOL Condition.</p> <p>1 - Indicates that the Receive Section of Channel_n is currently declaring the LOL Condition and the recovered clock differs by more than 0.5%..</p> |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 1 | Receive LOS Defect Condition Declared | R/O | <p>Receive LOS (Loss of Signal) Defect Condition Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive Section (within Channel_n) is currently declaring the LOS defect condition. The Receive Section (of Channel_n) will declare the LOS defect condition, if any one of the following conditions is met.</p> <ul style="list-style-type: none"> • If the Digital LOS Detector declares the LOS defect condition (for DS3 or STS-1 applications) • If the Analog LOS Detector declares the LOS defect condition (for DS3 or STS-1 applications) • If the ITU-T G.775 LOS Detector declares the LOS defect condition (for E3 applications). <p>0 - Indicates that the Receive Section of Channel_n is NOT currently declaring the LOS Defect Condition. 1 - Indicates that the Receive Section of Channel_n is currently declaring the LOS Defect condition.</p> |
| 0 | Transmit DMO Condition Declared | R/O | <p>Transmit DMO (Drive Monitor Output) Condition Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Transmit Section of Channel_n is currently declaring the DMO Alarm condition. As configured, the Transmit Section will either internally (via the TTIP_n and TRING_n) or externally (via the MTIP_n and MRING_n) check the Transmit Output DS3/E3/STS-1 Line signal for bipolar pulses. If the Transmit Section were to detect no bipolar for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condition. This particular alarm can be used to check for fault conditions on the Transmit Output Line Signal path.</p> <p>The Transmit Section will clear the Transmit DMO Alarm condition upon detecting bipolar activity on the Transmit Output Line signal.</p> <p>0 - Indicates that the Transmit Section of Channel_n is NOT currently declaring the Transmit DMO Alarm condition. 1 - Indicates that the Transmit Section of Channel_n is currently declaring the Transmit DMO Alarm condition.</p> |

TABLE 32: XRT75R12 REGISTER MAP SHOWING TRANSMIT CONTROL REGISTERS (TC_N)

TABLE 33: TRANSMIT CONTROL REGISTER - CHANNEL N ADDRESS LOCATION=0XM4

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|---------------------------------|-------------------|----------|-------|----------|-------|
| Reserved | | Internal Transmit Drive Monitor | Insert PRBS Error | Reserved | TAOS | TxCLKINV | TxLEV |
| | | R/W | R/W | | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 6 | Reserved | | |
| 5 | Internal Transmit Drive Monitor Enable | R/W | <p>Internal Transmit Drive Monitor Enable - Channel_n:</p> <p>This READ/WRITE bit-field is used to configure the Transmit Section of Channel_n to either internally or externally monitor the TTIP_n and TRING_n output pins for bipolar pulses, in order to determine whether to declare the Transmit DMO Alarm condition.</p> <p>If the user configures the Transmit Section to externally monitor the TTIP_n and TRING_n output pins (for bipolar pulses) then the user must connect the MTIP_n and MRING_n input pins to their corresponding TTIP_n and TRING_n output pins (via a 270 ohm series resistor).</p> <p>If the user configures the Transmit Section to internally monitor the TTIP_n and TRING_n output pins (for bipolar pulses), the user does NOT need to connect the MTIP_n and MRING_n input pins. This monitoring will be performed internally at the TTIP_n and TRING_n pads.</p> <p>0 - Configures the Transmit Drive Monitor to externally monitor the TTIP_n and TRING_n output pins for bipolar pulses.</p> <p>1 - Configures the Transmit Drive Monitor to internally monitor the TTIP_n and TRING_n output pins for bipolar pulses.</p> |
| 4 | Insert PRBS Error | R/W | <p>Insert PRBS Error - Channel_n:</p> <p>A "0 to 1" transition within this bit-field causes the PRBS Generator (within the Transmit Section of Channel_n) to generate a single bit error within the outbound PRBS pattern-stream.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. This bit-field is only active if the PRBS Generator and Receiver have been enabled within the corresponding Channel. 2. After writing the "1" into this register, the user must execute a write operation to clear this particular register bit to "0" in order to facilitate the next "0 to 1" transition in this bit-field. |
| 3 | Reserved | | |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------|------|--|
| 2 | TAOS | R/W | <p>Transmit All OneS Pattern - Channel_n:</p> <p>This READ/WRITE bit-field is used to command the Transmit Section of Channel_n to generate and transmit an unframed, All Ones pattern via the DS3, E3 or STS-1 line signal (to the remote terminal equipment).</p> <p>Whenever the user implements this configuration setting, the Transmit Section will ignore the data that it is accepting from the System-side equipment and output the "All Ones" Pattern.</p> <p>0 - Configures the Transmit Section to transmit the data that it accepts from the System-side Interface.</p> <p>1 - Configures the Transmit Section to generate and transmit the Unframed, All Ones pattern.</p> |
| 1 | TxCLKINV | R/W | <p>Transmit Clock Invert Select - Channel_n:</p> <p>This READ/WRITE bit-field is used to select the edge of the TxCLK_n input that the Transmit Section of Channel_n will use to sample the TxPOS_n and TxNEG_n input pins, as described below.</p> <p>0 - Configures the Transmit Section (within the corresponding channel) to sample the TxPOS_n and TxNEG_n input pins upon the falling edge of TxCLK_n.</p> <p>1 - Configures the Transmit Section (within the corresponding channel) to sample the TxPOS_n and TxNEG_n input pins upon the rising edge of TxCLK_n.</p> <p>NOTE: This is done on a per-channel basis.</p> |
| 0 | TxLEV | R/W | <p>Transmit Line Build-Out Select - Channel_n:</p> <p>This READ/WRITE bit-field is used to enable or disable the Transmit Line Build-Out (e.g., pulse-shaping) circuit within the corresponding channel. The user should set this bit-field to either "0" or to "1" based upon the following guidelines.</p> <p>0 - If the cable length between the Transmit Output (of the corresponding Channel) and the DSX-3/STSX-1 location is 225 feet or less.</p> <p>1 - If the cable length between the Transmit Output (of the corresponding Channel) and the DSX-3/STSX-1 location is more than 225 feet .</p> <p>The user must follow these guidelines in order to insure that the Transmit Section (of Channel_n) will always generate a DS3 pulse that complies with the Isolated Pulse Template requirements per Bellcore GR-499-CORE, or an STS-1 pulse that complies with the Pulse Template requirements per Telcordia GR-253-CORE.</p> <p>NOTE: This bit-field is ignored if the channel has been configured to operate in the E3 Mode.</p> |

TABLE 34: XRT75R12 REGISTER MAP SHOWING RECEIVE CONTROL REGISTERS (RC_N)

TABLE 35: RECEIVE CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM5

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|-----------------------|-----------------------|----------|---------------|-----------------------------|--------------------------|
| Reserved | | Disable DLOS Detector | Disable ALOS Detector | RxCLKINV | LOSMUT Enable | Receive Monitor Mode Enable | Receive Equalizer Enable |
| | | R/W | R/W | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 6 | Reserved | | |
| 5 | Disable DLOS Detector | R/W | <p>Disable Digital LOS Detector - Channel_n: This READ/WRITE bit-field is used to enable or disable the Digital LOS (Loss of Signal) Detector within Channel_n, as described below. 0 - Enables the Digital LOS Detector within Channel_n. 1 - Disables the Digital LOS Detector within Channel_n. <i>NOTE: This bit-field is only active if Channel_n has been configured to operate in the DS3 or STS-1 Modes.</i></p> |
| 4 | Disable ALOS Detector | R/W | <p>Disable Analog LOS Detector - Channel_n: This READ/WRITE bit-field is used to either enable or disable the Analog LOS (Loss of Signal) Detector within Channel_n, as described below. 0 - Enables the Analog LOS Detector within Channel_n. 1 - Disables the Analog LOS Detector within Channel_n. <i>NOTE: This bit-field is only active if Channel_n has been configured to operate in the DS3 or STS-1 Modes.</i></p> |
| 3 | RxCLKINV | R/W | <p>Receive Clock Invert Select - Channel_n: This READ/WRITE bit-field is used to select the edge of the RxCLK_n output that the Receive Section of Channel_n will use to output the recovered data via the RxPOS_n and RxNEG_n output pins, as described below. 0 - Configures the Receive Section (within the corresponding channel) to output the recovered data via the RxPOS_n and RxNEG_n output pins upon the rising edge of RCLK_n. 1 - Configures the Receive Section (within the corresponding channel) to output the recovered data via the RxPOS_n and RxNEG_n output pins upon the falling edge of RCLK_n.</p> |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 2 | LOSMUT Enable | R/W | <p>Muting upon LOS Enable - Channel_n:</p> <p>This READ/WRITE bit-field is used to configure the Receive Section (within Channel_n) to automatically pull their corresponding Recovered Data Output pins (e.g., RxPOS_n and RxNEG_n) to GND for the duration that the Receive Section declares the LOS defect condition. In other words, this feature (if enabled) will cause the Receive Channel to automatically mute the Recovered data anytime the Receive Section declares the LOS defect condition.</p> <p>0 - Disables the Muting upon LOS feature. In this setting the Receive Section will NOT automatically mute the Recovered Data whenever it is declaring the LOS defect condition.</p> <p>1 - Enables the Muting upon LOS feature. In this setting the Receive Section will automatically mute the Recovered Data whenever it is declaring the LOS defect condition.</p> |
| 1 | Receive Monitor Mode Enable | R/W | <p>Receive Monitor Mode Enable - Channel_n:</p> <p>This READ/WRITE bit-field is used to configure the Receive Section of Channel_n to operate in the Receive Monitor Mode.</p> <p>If the user configures the Receive Section to operate in the Receive Monitor Mode, then it will be able to receive a nominal DSX-3/STSX-1 signal that has been attenuator by 20dB of flat loss along with 6dB of cable loss, in an error-free manner, and without declaring the LOS defect condition.</p> <p>0 - Configures the corresponding channel to operate in the Normal Mode.</p> <p>1 - Configure the corresponding channel to operate in the Receive Monitor Mode.</p> |
| 0 | Receive Equalizer Enable | R/W | <p>Receive Equalizer Enable - Channel_n:</p> <p>This READ/WRITE register bit is used to enable or disable the Receive Equalizer block within the Receive Section of Channel_n, as listed below.</p> <p>0 - Disables the Receive Equalizer within the corresponding channel.</p> <p>1 - Enables the Receive Equalizer within the corresponding channel.</p> <p>NOTE: For virtually all applications, we recommend that the user set this bit-field to "1" (for all channels) and enable the Receive Equalizer.</p> |

TABLE 36: XRT75R12 REGISTER MAP SHOWING CHANNEL CONTROL REGISTERS (CC_N)

TABLE 37: CHANNEL CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM6

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|------------------|-------|-------|-------|-------------|---------|
| Reserved | | PRBS Enable Ch_n | RLB_n | LLB_n | E3_n | STS-1/DS3_n | SR/DR_n |
| | | R/W | R/W | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|------------|-------------|------------------------------|--|-------|-------|----------------|---|---|----------------------------|---|---|-----------------------|---|---|-----------------------------|---|---|------------------------------|
| 7 - 6 | Reserved | | | | | | | | | | | | | | | | | |
| 5 | PRBS Enable | R/W | <p>PRBS Generator and Receiver Enable - Channel_n: This READ/WRITE bit-field is used to enable or disable the PRBS Generator and Receiver within a given Channel of the XRT75R12. If the user enables the PRBS Generator and Receiver, then the following will happen.</p> <ol style="list-style-type: none"> 1. The PRBS Generator (which resides within the Transmit Section of the Channel) will begin to generate an unframed, 2¹⁵-1 PRBS Pattern (for DS3 and STS-1 applications) and an unframed, 2²³-1 PRBS Pattern (for E3 applications). 2. The PRBS Receiver (which resides within the Receive Section of the Channel) will now be enabled and will begin to search the incoming data for the above-mentioned PRBS patterns. <p>0 - Disables both the PRBS Generator and PRBS Receiver within the corresponding channel. 1 - Enables both the PRBS Generator and PRBS Receiver within the corresponding channel.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. To check and monitor PRBS Bit Errors, DR (Dual Rail) mode will be over-ridden and Single Rail mode forced for the duration of this mode. This will configure the RNEG/LCV_n output pin to function as a PRBS Error Indicator. All errors will be flagged on this pin. The errors will also be accumulated in the 16 bit Error counter for the channel. 2. If the user enables the PRBS Generator and PRBS Receiver, the Channel will ignore the data that is being accepted from the System-side Equipment (via the TxPOS_n and TxNEG_n input pins) and will overwrite this outbound data with the PRBS Pattern. 3. The system must provide an accurate and stable data-rate clock to the TxClk_n pin during this operation. | | | | | | | | | | | | | | | |
| 4 | RLB_n | R/W | <p>Loop-Back Select - RLB Bit - Channel_n: This READ/WRITE bit-field along with the corresponding LLB_n bit-field is used to configure a given channel into various loop-back modes as shown by the following table.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>LLB_n</th> <th>RLB_n</th> <th>Loop-back Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Normal (No Loop-back) Mode</td> </tr> <tr> <td>0</td> <td>1</td> <td>Remote Loop-back Mode</td> </tr> <tr> <td>1</td> <td>0</td> <td>Analog Local Loop-back Mode</td> </tr> <tr> <td>1</td> <td>1</td> <td>Digital Local Loop-back Mode</td> </tr> </tbody> </table> | LLB_n | RLB_n | Loop-back Mode | 0 | 0 | Normal (No Loop-back) Mode | 0 | 1 | Remote Loop-back Mode | 1 | 0 | Analog Local Loop-back Mode | 1 | 1 | Digital Local Loop-back Mode |
| LLB_n | RLB_n | Loop-back Mode | | | | | | | | | | | | | | | | |
| 0 | 0 | Normal (No Loop-back) Mode | | | | | | | | | | | | | | | | |
| 0 | 1 | Remote Loop-back Mode | | | | | | | | | | | | | | | | |
| 1 | 0 | Analog Local Loop-back Mode | | | | | | | | | | | | | | | | |
| 1 | 1 | Digital Local Loop-back Mode | | | | | | | | | | | | | | | | |
| 3 | LLB_n | R/W | <p>Loop-Back Select - LLB Bit-field - Channel_n: See the table (above) for RLB_n.</p> | | | | | | | | | | | | | | | |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|---|
| 2 | E3 _n | R/W | <p>E3 Mode Select - Channel_n: This READ/WRITE bit-field, along with Bit 1 (STS-1/$\overline{\text{DS3}}_n$) within this register, is used to configure a given channel into either the DS3, E3 or STS-1 Modes. 0 - Configures Channel_n to operate in either the DS3 or STS-1 Modes, depending upon the state of Bit 1 (STS-1/$\overline{\text{DS3}}_n$) within this same register. 1 - Configures Channel_n to operate in the E3 Mode.</p> |
| 1 | STS-1/ $\overline{\text{DS3}}_n$ | R/W | <p>STS-1/DS3 Mode Select - Channel_n: This READ/WRITE bit-field, along with Bit 2 (E3_n) is used to configure a given channel into either the DS3, E3 or STS-1 Modes. This bit-field is ignored if Bit 2 (E3_n) has been set to "1". If Bit 2 (E3_n) is a 0: 0 - Configures Channel_n to operate in the DS3 Mode. 1 - Configures Channel_n to operate in the STS-1 Mode .</p> |
| 0 | SR/ $\overline{\text{DR}}_n$ | R/W | <p>Single-Rail/Dual-Rail Select - Channel_n: This READ/WRITE bit-field is used to configure Channel_n to operate in either the Single-Rail or Dual-Rail Mode. If the user configures the Channel to operate in the Single-Rail Mode, the following will happen.</p> <ul style="list-style-type: none"> • The B3ZS/HDB3 Encoder and Decoder blocks (within Channel_n) will be enabled. • The Transmit Section of Channel_n will accept all of the outbound data (from the System-side Equipment) via the TxPOS_n input pin. • The Receive Section of each channel will output all of the recovered data (to the System-side Equipment) via the RxPOS_n output pin. • The corresponding RNEG/LCV_n output pin will now function as the LCV (Line Code Violation or Excessive Zero Event) indicator output pin for Channel_n. <p>If the user configures Channel_n to operate in the Dual-Rail Mode, the following will happen.</p> <ul style="list-style-type: none"> • The B3ZS/HDB3 Encoder and Decoder blocks of Channel_n will be disabled. • The Transmit Section of Channel_n will be configured to accept positive-polarity data via the TxPOS_n input pin and negative-polarity data via the TxNEG_n input pin. • The Receive Section of Channel_n will pulse the RxPOS_n output pin "High" (for one period of RCLK_n) for each time a positive-polarity pulse is received via the RTIP_n/RRING_n input pins. Likewise, the Receive Section of each channel will pulse the RxNEG_n output pin "High" (for one period of RxCLK_n) for each time a negative-polarity pulse is received via the RTIP_n/RRING_n input pins. <p>0 - Configures Channel_n to operate in the Dual-Rail Mode. 1 - Configures Channel_n to operate in the Single-Rail Mode.</p> |

TABLE 38: XRT75R12 REGISTER MAP SHOWING JITTER ATTENUATOR CONTROL REGISTERS (JA_n)

TABLE 39: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N ADDRESS LOCATION = 0XM7

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|-------|-------|---------------|----------|--------------------|----------|
| Reserved | | | | JA RESET Ch_n | JA1 Ch_n | JA in Tx Path Ch_n | JA0 Ch_n |
| | | | | R/W | R/W | R/W | R/W |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|------------|---------------|------------------------|--|-----|-----|------------------------|---|---|----------------------|---|---|----------------------|---|---|----------|---|---|----------|
| 7 - 4 | Reserved | | | | | | | | | | | | | | | | | |
| 3 | JA RESET Ch_n | R/W | <p>Jitter Attenuator RESET - Channel_n: Writing a "0 to 1" transition within this bit-field will configure the Jitter Attenuator (within Channel_n) to execute a RESET operation. Whenever the user executes a RESET operation, then following will occur.</p> <ul style="list-style-type: none"> • The READ and WRITE pointers (within the Jitter Attenuator FIFO) will be reset to their default values. • The contents of the Jitter Attenuator FIFO will be flushed. <p>NOTE: The user must follow up any "0 to 1" transition with the appropriate write operate to set this bit-field back to "0", in order to resume normal operation with the Jitter Attenuator.</p> | | | | | | | | | | | | | | | |
| 2 | JA1 Ch_n | R/W | <p>Jitter Attenuator Configuration Select Input - Bit 1: This READ/WRITE bit-field, along with Bit 0 (JA0 Ch_n) is used to do any of the following.</p> <ul style="list-style-type: none"> • To enable or disable the Jitter Attenuator corresponding to Channel_n. • To select the FIFO Depth for the Jitter Attenuator within Channel_n. <p>The relationship between the settings of these two bit-fields and the Enable/Disable States, and FIFO Depths is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>JA0</th> <th>JA1</th> <th>Jitter Attenuator Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>FIFO Depth = 16 bits</td> </tr> <tr> <td>0</td> <td>1</td> <td>FIFO Depth = 32 bits</td> </tr> <tr> <td>1</td> <td>0</td> <td>Disabled</td> </tr> <tr> <td>1</td> <td>1</td> <td>Disabled</td> </tr> </tbody> </table> | JA0 | JA1 | Jitter Attenuator Mode | 0 | 0 | FIFO Depth = 16 bits | 0 | 1 | FIFO Depth = 32 bits | 1 | 0 | Disabled | 1 | 1 | Disabled |
| JA0 | JA1 | Jitter Attenuator Mode | | | | | | | | | | | | | | | | |
| 0 | 0 | FIFO Depth = 16 bits | | | | | | | | | | | | | | | | |
| 0 | 1 | FIFO Depth = 32 bits | | | | | | | | | | | | | | | | |
| 1 | 0 | Disabled | | | | | | | | | | | | | | | | |
| 1 | 1 | Disabled | | | | | | | | | | | | | | | | |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 1 | JA in Tx Path Ch_n | R/W | Jitter Attenuator in Transmit/Receive Path Select Bit: This input pin is used to configure the Jitter Attenuator (within Channel_n) to operate in either the Transmit or Receive path, as described below. 0 - Configures the Jitter Attenuator (within Channel_n) to operate in the Receive Path. 1 - Configures the Jitter Attenuator (within Channel_n) to operate in the Transmit Path. |
| 0 | JA0 Ch_n | R/W | Jitter Attenuator Configuration Select Input - Bit 0: See the description for Bit 2 (JA1 Ch_n). |

TABLE 40: XRT75R12 REGISTER MAP SHOWING ERROR COUNTER MSBYTE REGISTERS (EM_N)

| ADDRESS LOCATION | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|------------------|------|-------|-------|------|------|------|------|------|------|---|------|------|------|---|----|----|
| 0x0- | APST | IER0 | ISR0 | AS0 | TC0 | RC0 | CC0 | JA0 | APSR | | EM0 | EL0 | EH0 | | | |
| 0x1- | | IER1 | ISR1 | AS1 | TC1 | RC1 | CC1 | JA1 | | | EM1 | EL1 | EH1 | | | |
| 0x2- | | IER2 | ISR2 | AS2 | TC2 | RC2 | CC2 | JA2 | | | EM2 | EL2 | EH2 | | | |
| 0x3- | | IER3 | ISR3 | AS3 | TC3 | RC3 | CC3 | JA3 | | | EM3 | EL3 | EH3 | | | |
| 0x4- | | IER4 | ISR4 | AS4 | TC4 | RC4 | CC4 | JA4 | | | EM4 | EL4 | EH4 | | | |
| 0x5- | | IER5 | ISR5 | AS5 | TC5 | RC5 | CC5 | JA5 | | | EM5 | EL5 | EH5 | | | |
| 0x6- | CIE | CIS | | | | | | | | | | | | | PN | VN |
| 0x7- | | | | | | | | | | | | | | | | |
| 0x8- | APST | IER6 | ISR6 | AS6 | TC6 | RC6 | CC6 | JA6 | APSR | | EM6 | EL6 | EH6 | | | |
| 0x9- | | IER7 | ISR7 | AS7 | TC7 | RC7 | CC7 | JA7 | | | EM7 | EL7 | EH7 | | | |
| 0xA- | | IER8 | ISR8 | AS8 | TC8 | RC8 | CC8 | JA8 | | | EM8 | EL8 | EH8 | | | |
| 0xB- | | IER9 | ISR9 | AS9 | TC9 | RC9 | CC9 | JA9 | | | EM9 | EL9 | EH9 | | | |
| 0xC- | | IER10 | ISR10 | AS10 | TC10 | RC10 | CC10 | JA10 | | | EM10 | EL10 | EH10 | | | |
| 0xD- | | IER11 | ISR11 | AS11 | TC11 | RC11 | CC11 | JA11 | | | EM11 | EL11 | EH11 | | | |
| 0xE- | CIE | CIS | | | | | | | | | | | | | | |
| 0xF- | | | | | | | | | | | | | | | | |

TABLE 41: ERROR COUNTER MSBYTE REGISTER - CHANNEL N ADDRESS LOCATION = 0XMA

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|---------|
| Msb | | | | | | | 9th bit |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

TABLE 42: XRT75R12 REGISTER MAP SHOWING ERROR COUNTER LSBYTE REGISTERS (EL_N)

| ADDRESS LOCATION | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|------------------|------|-------|-------|------|------|------|------|------|------|---|------|------|------|---|----|----|
| 0x0- | APST | IER0 | ISR0 | AS0 | TC0 | RC0 | CC0 | JA0 | APSR | | EM0 | EL0 | EH0 | | | |
| 0x1- | | IER1 | ISR1 | AS1 | TC1 | RC1 | CC1 | JA1 | | | EM1 | EL1 | EH1 | | | |
| 0x2- | | IER2 | ISR2 | AS2 | TC2 | RC2 | CC2 | JA2 | | | EM2 | EL2 | EH2 | | | |
| 0x3- | | IER3 | ISR3 | AS3 | TC3 | RC3 | CC3 | JA3 | | | EM3 | EL3 | EH3 | | | |
| 0x4- | | IER4 | ISR4 | AS4 | TC4 | RC4 | CC4 | JA4 | | | EM4 | EL4 | EH4 | | | |
| 0x5- | | IER5 | ISR5 | AS5 | TC5 | RC5 | CC5 | JA5 | | | EM5 | EL5 | EH5 | | | |
| 0x6- | CIE | CIS | | | | | | | | | | | | | PN | VN |
| 0x7- | | | | | | | | | | | | | | | | |
| 0x8- | APST | IER6 | ISR6 | AS6 | TC6 | RC6 | CC6 | JA6 | APSR | | EM6 | EL6 | EH6 | | | |
| 0x9- | | IER7 | ISR7 | AS7 | TC7 | RC7 | CC7 | JA7 | | | EM7 | EL7 | EH7 | | | |
| 0xA- | | IER8 | ISR8 | AS8 | TC8 | RC8 | CC8 | JA8 | | | EM8 | EL8 | EH8 | | | |
| 0xB- | | IER9 | ISR9 | AS9 | TC9 | RC9 | CC9 | JA9 | | | EM9 | EL9 | EH9 | | | |
| 0xC- | | IER10 | ISR10 | AS10 | TC10 | RC10 | CC10 | JA10 | | | EM10 | EL10 | EH10 | | | |
| 0xD- | | IER11 | ISR11 | AS11 | TC11 | RC11 | CC11 | JA11 | | | EM11 | EL11 | EH11 | | | |
| 0xE- | CIE | CIS | | | | | | | | | | | | | | |
| 0xF- | | | | | | | | | | | | | | | | |

TABLE 43: ERROR COUNTER LSBYTE REGISTER - CHANNEL N ADDRESS LOCATION = 0xMB

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------|-------|-------|-------|-------|-------|-------|--------|
| 8th bit | | | | | | | Ls bit |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

TABLE 44: XRT75R12 REGISTER MAP SHOWING ERROR COUNTER HOLDING REGISTERS (EH_N)

| ADDRESS LOCATION | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|------------------|------|------|------|-----|-----|-----|-----|-----|------|---|-----|-----|-----|---|----|----|
| 0x0- | APST | IER0 | ISR0 | AS0 | TC0 | RC0 | CC0 | JA0 | APSR | | EM0 | EL0 | EH0 | | | |
| 0x1- | | IER1 | ISR1 | AS1 | TC1 | RC1 | CC1 | JA1 | | | EM1 | EL1 | EH1 | | | |
| 0x2- | | IER2 | ISR2 | AS2 | TC2 | RC2 | CC2 | JA2 | | | EM2 | EL2 | EH2 | | | |
| 0x3- | | IER3 | ISR3 | AS3 | TC3 | RC3 | CC3 | JA3 | | | EM3 | EL3 | EH3 | | | |
| 0x4- | | IER4 | ISR4 | AS4 | TC4 | RC4 | CC4 | JA4 | | | EM4 | EL4 | EH4 | | | |
| 0x5- | | IER5 | ISR5 | AS5 | TC5 | RC5 | CC5 | JA5 | | | EM5 | EL5 | EH5 | | | |
| 0x6- | CIE | CIS | | | | | | | | | | | | | PN | VN |

| ADDRESS LOCATION | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|------------------|------|-------|-------|------|------|------|------|------|------|---|------|------|------|---|---|---|
| 0x7- | | | | | | | | | | | | | | | | |
| 0x8- | APST | IER6 | ISR6 | AS6 | TC6 | RC6 | CC6 | JA6 | APSR | | EM6 | EL6 | EH6 | | | |
| 0x9- | | IER7 | ISR7 | AS7 | TC7 | RC7 | CC7 | JA7 | | | EM7 | EL7 | EH7 | | | |
| 0xA- | | IER8 | ISR8 | AS8 | TC8 | RC8 | CC8 | JA8 | | | EM8 | EL8 | EH8 | | | |
| 0xB- | | IER9 | ISR9 | AS9 | TC9 | RC9 | CC9 | JA9 | | | EM9 | EL9 | EH9 | | | |
| 0xC- | | IER10 | ISR10 | AS10 | TC10 | RC10 | CC10 | JA10 | | | EM10 | EL10 | EH10 | | | |
| 0xD- | | IER11 | ISR11 | AS11 | TC11 | RC11 | CC11 | JA11 | | | EM11 | EL11 | EH11 | | | |
| 0xE- | CIE | CIS | | | | | | | | | | | | | | |
| 0xF- | | | | | | | | | | | | | | | | |

TABLE 45: ERROR COUNTER HOLDING REGISTER - CHANNEL N ADDRESS LOCATION = 0xMC

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|--------|
| Msb | | | | | | | Ls bit |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Each channel contains a dedicated 16 bit PRBS error counter. When enabled this counter will accumulate PRBS errors (as well as excess zeros and LCVs). The LS byte will "carry" a one over to the MS byte each time it rolls over from 255 to zero until the MS byte also reaches 255. When both counters reach 255, no further errors will be accumulated and "all ones" will signify an overflow condition.

The counter can be read while in the active count mode. Either register may be read "on the fly" and the other byte will be simultaneously transferred into the channel's Error Holding register. The holding register may then be read to supply the Host with a correct 16 bit count (as of the instant of reading). With this mechanism, the Host could rapidly cycle thru reading all twelve counters in order (storing the read byte in scratch RAM) and then come back and read the second byte from each holding register to form the 16 bit accumulation in the Host system.

8.0 ELECTRICAL CHARACTERISTICS

TABLE 46: ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | MIN | MAX | UNITS | COMMENTS |
|-------------------|-------------------------------|------|-----|-------|---|
| V _{DD} | Supply Voltage | -0.5 | 6.0 | V | Note 1 |
| V _{IN} | Input Voltage at any Pin | -0.5 | 5.5 | V | Note 1 |
| I _{IN} | Input current at any pin | | 100 | mA | Note 1 |
| S _{TEMP} | Storage Temperature | -65 | 150 | °C | Note 1 |
| A _{TEMP} | Ambient Operating Temperature | -40 | 85 | °C | linear airflow 0 ft./min |
| Theta JA | Thermal Resistance | | 23 | °C/W | linear air flow 0ft/min (See Note 3 below) |
| M _{LEVL} | Exposure to Moisture | 5 | | level | EIA/JEDEC JESD22-A112-A |
| ESD | ESD Rating | 2000 | | V | Note 2 |

NOTES:

1. Exposure to or operating near the Min or Max values for extended period may cause permanent failure and impair reliability of the device.
2. ESD testing method is per MIL-STD-883D,M-3015.7
3. With Linear Air flow of 200 ft/min, reduce Theta JA by 20%, Theta JC is unchanged.

TABLE 47: DC ELECTRICAL CHARACTERISTICS:

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS |
|------------------|--|-------|------|-------|-------|
| DV _{DD} | Digital Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| AV _{DD} | Analog Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| I _{CC} | Supply current requirements | | TBD | TBD | mA |
| P _{DD} | Power Dissipation | | TBD | TBD | W |
| V _{IL} | Input Low Voltage | | | 0.8 | V |
| V _{IH} | Input High Voltage | 2.0 | | 5.5 | V |
| V _{OL} | Output Low Voltage, I _{OUT} = - 4mA | | | 0.4 | V |
| V _{OH} | Output High Voltage, I _{OUT} = 4 mA | 2.4 | | | V |
| I _L | Input Leakage Current ¹ | | | ±10 | µA |
| C _I | Input Capacitance | | | 10 | pF |
| C _L | Load Capacitance | | | 10 | pF |


NOTES:

1. Not applicable for pins with pull-up or pull-down resistors.
2. The Digital inputs are TTL 5V compliant.

ORDERING INFORMATION

| PART NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE |
|-------------|----------|-----------------------------|
| XRT75R12IB | 420 TBGA | -40°C to +85°C |

PACKAGE DIMENSIONS -



REVISIONS

| REVISION | DATE | COMMENTS |
|-----------------|-------------|--|
| P1.0.0 | 08/19/03 | Original |
| P1.0.1 | 09/19/03 | Changed MTip/MRing circuit in the Transmit Drive Monitor Diagram. |
| P1.0.2 | 10/30/03 | Added Pull-Up resistor information for \overline{RDY} and \overline{INT} . |

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2003 EXAR Corporation

Datasheet October 2003.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.