

Data Sheet September 15, 2006 FN6333.2

# Low Noise, Low Power, SPI<sup>®</sup> Bus, 128 Taps, Wiper Only

The ISL22449 integrates four digitally controlled potentiometers (DCP) and non-volatile memory on a monolithic CMOS integrated circuit.

The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the SPI serial interface. Each potentiometer has an associated volatile Wiper Register (WR) and a non-volatile Initial Value Register (IVR) that can be directly written to and read by the user. The contents of the WR controls the position of the wiper. At power-up the device recalls the contents of the DCP's IVR to the corresponding WR.

The DCP can be used as a voltage divider in a wide variety of applications including control, parameter adjustments, AC measurement and signal processing.

## **Pinout**

12 □ V<sub>CC</sub>

11 NC

9 CS

SDI

NC

# **Features**

- · Four potentiometers in one package
- · 128 resistor taps
- · SPI serial interface
- · Non-volatile storage of wiper position
- Wiper resistance: 70Ω typical
- Shutdown mode
- Shutdown current 6.5µA max
- Power supply: 2.7V to 5.5V
- 50kΩ or 10kΩ total resistance
- High reliability
  - Endurance: 1,000,000 data changes per bit per register
  - Register data retention: 50 years @ T ≤ +55°C
- 14 Lead TSSOP
- · Pb-free plus anneal product (RoHS compliant)

# Ordering Information

SDO

GND

RW2


RW1

PART NUMBER	PART MARKING	RESISTANCE OPTION ( $k\Omega$ )	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL22449UFV14Z (Notes 1, 2)	22449 UFVZ	50	-40 to +125	14 Ld TSSOP (Pb-free)	M14.173
ISL22449WFV14Z (Notes 1, 2)	22449 WFVZ	10	-40 to +125	14 Ld TSSOP (Pb-free)	M14.173

#### NOTES:

- Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 2. Add "-TK" suffix for 1,000 Tape and Reel option

# Block Diagram



# Pin Descriptions

TSSOP PIN	SYMBOL	DESCRIPTION
1	RW3	"Wiper" terminal of DCP3
2	NC	
3	SCK	SPI clock input
4	SDO	SPI open drain data output
5	GND	Device ground pin and the RL connection for each DCP
6	RW2	"Wiper" terminal of DCP2
7	RW1	"Wiper" terminal of DCP1
8	NC	
9	CS	SPI Chip Select active low input
10	SDI	SPI data input
11	NC	
12	VCC	Power supply pin and the RH connection for each DCP
13	SHDN	Shutdown active low input
14	RW0	"Wiper" terminal of DCP0

# **Absolute Maximum Ratings**

Storage Temperature
with Respect to GND0.3V to V <sub>CC</sub> +0.3
V <sub>CC</sub>
Voltage at any DCP pin with Respect to GND0.3V to V <sub>CC</sub>
Lead Temperature (Soldering, 10s) +300°C
$I_W$ (10s)
Latchup (Note 4) Class II, Level B @ +125°C
ESD (HBM)
(CDM)

## **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> (°C/W)
14 Ld TSSOP	+100
Maximum Junction Temperature (Plastic Package)	+150°C

## **Recommended Operating Conditions**

Ambient Temperature40°C to +125°	°C
V <sub>CC</sub> Voltage for DCP Operation 2.7V to 5.5	5V
Wiper Current3mA to 3m	nΑ
Power Rating5m	١W

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTES:

- 3. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 4. Jedec Class II pulse conditions and failure criterion used. Level B exceptions are: using a max positive pulse of 6.5V on the SHDN pin, and using a max negative pulse of -0.8V for all pins.

## **Analog Specifications** Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	MAX	UNIT	
R <sub>TOTAL</sub>	End-to-End resistance	W option		10		kΩ	
		U option		50		kΩ	
	End-to-End resistance tolerance	W and U option	-20		+20	%	
	End-to-End Temperature Coefficient	W option		±50		ppm/°C (Note 15)	
		U option		±80		ppm/°C (Note 15)	
R <sub>W</sub>	Wiper resistance	V <sub>CC</sub> = 3.3V @ +25°C, wiper current = V <sub>CC</sub> /R <sub>TOTAL</sub>		70	200	Ω	
C <sub>W</sub> (Note 15)	Wiper capacitance			25		pF	
VOLTAGE D	IVIDER MODE (measured at R <sub>W</sub> i, unlo	paded; i = 0, 1, 2 or 3)				•	
INL (Note 10)	Integral non-linearity		-1		1	LSB (Note 6)	
DNL (Note 9)	Differential non-linearity	Monotonic over all tap positions	-0.5		0.5	LSB (Note 6)	
ZSerror	Zero-scale error	W option	0	1	5	LSB	
(Note 7)		U option	0	0.5	2	(Note 6)	
FSerror	Full-scale error	W option	-5	-1	0	LSB	
(Note 8)		U option	-2	-1	0	(Note 6)	
V <sub>MATCH</sub> (Note 11)	DCP to DCP matching	Any two DCPs at same tap position -2			2	LSB (Note 6)	
TC <sub>V</sub> (Note 12)	Ratiometric temperature coefficient	DCP register set to 40 hex		±4		ppm/°C	

<u>intersil</u>

**Operating Specifications** Over the recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	MAX	UNIT
V <sub>CC</sub> Supply Current (volatile write/read)		V <sub>CC</sub> = +3.6V, 10k DCP, f <sub>SPI</sub> = 5MHz; (for SPI active, read and write states)			2.5	mA
	V <sub>CC</sub> Supply Current (volatile write/read)	$V_{CC}$ = +3.6V, 50k DCP, $f_{SPI}$ = 5MHz; (for SPI active, read and write states)			0.65	mA
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current ( non-volatile write/read)	V <sub>CC</sub> = +5.5V, 10k DCP, f <sub>SPI</sub> = 5MHz; (for SPI active, read and write states)			4.0	mA
	V <sub>CC</sub> Supply Current ( non-volatile write/read)	V <sub>CC</sub> = +5.5V, 50k DCP, f <sub>SPI</sub> = 5MHz; (for SPI active, read and write states)			3.0	mA
I <sub>SB</sub>	V <sub>CC</sub> Current (standby)	V <sub>CC</sub> = +5.5V, 10k DCP, SPI interface in standby state			2.4	mA
		V <sub>CC</sub> = +5.5V, 50k DCP, SPI interface in standby state			525	μΑ
		V <sub>CC</sub> = +3.6V, 10k DCP, SPI interface in standby state			1.6	mA
		V <sub>CC</sub> = +3.6V, 50k DCP, SPI interface in standby state			350	μΑ
I <sub>SD</sub>	V <sub>CC</sub> Current (shutdown)	V <sub>CC</sub> = +5.5V @ +85°C, SPI interface in standby state			5	μΑ
		V <sub>CC</sub> = +5.5V@ +125°C, SPI interface in standby state			6.5	μΑ
		V <sub>CC</sub> = +3.6V @ +85°C, SPI interface in standby state			4	μΑ
		V <sub>CC</sub> = +3.6V @ +125°C, SPI interface in standby state			5.5	μΑ
I <sub>LkgDig</sub>	Leakage current, at pins SHDN, SCK, SDI, SDO and CS	Voltage at pin from GND to V <sub>CC</sub>	-1		1	μΑ
t <sub>WRT</sub> (Note 15)	DCP wiper response time	SCK falling edge of last bit of DCP data byte to wiper new position		1.5		μs
t <sub>ShdnRec</sub> (Note 15)	DCP recall time from shutdown mode	From rising edge of SHDN signal to wiper stored position and RH connection		1.5		μs
		SCK rising edge of last bit of ACR data byte to wiper stored position and RH connection		1.5		μs
Vpor	Power-on recall voltage	Minimum V <sub>CC</sub> at which memory recall occurs	2.0		2.6	V
VccRamp	Vcc ramp rate		0.2			V/ms
t <sub>D</sub>	Power-up delay	V <sub>CC</sub> above Vpor, to DCP Initial Value Register recall completed, and SPI Interface in standby state			3	ms
EPROM SF	PECIFICATION					
	EEPROM Endurance		1,000,000			Cycle
	EEPROM Retention	Temperature T ≤ +55°C	50			Years
t <sub>WC</sub> (Note 13)	Non-volatile Write cycle time			12	20	ms
ERIAL INT	ERFACE SPECIFICATIONS					
$V_{IL}$	SHDN, SCK, SDI, and CS input buffer LOW voltage		-0.3		0.3*V <sub>CC</sub>	V
$V_{IH}$	SHDN, SCK, SDI, and CS input buffer HIGH voltage		0.7*V <sub>CC</sub>		V <sub>CC</sub> +0.3	V
	1	T. Control of the Con	1	1	·	

### Operating Specifications Over the recommended operating conditions unless otherwise specified. (Continued)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (NOTE 5)	MAX	UNIT
Hysteresis	SHDN, SCK, SDI, and CS input buffer hysteresis		0.05* V <sub>CC</sub>			V
V <sub>OL</sub>	SDO output buffer LOW voltage	I <sub>OL</sub> = 4mA	0		0.4	V
R <sub>pu</sub> (Note 14)	SDO pull-up resistor off-chip	Maximum is determined by $t_{RO}$ and $t_{FO}$ with maximum bus load Cbus = 30pF, $t_{SCK}$ = 5MHz			2	kΩ
Cpin (Note 15)	SHDN, SCK, SDI, SDO and CS pin capacitance				10	pF
f <sub>SCK</sub>	SPI frequency				5	MHz
tCYC	SPI clock cycle time		200			ns
t <sub>WH</sub>	SPI clock high time		100			ns
t <sub>WL</sub>	SPI clock low time		100			ns
t <sub>LEAD</sub>	Lead time		250			ns
t <sub>LAG</sub>	Lag time		250			ns
t <sub>SU</sub>	SDI, SCK and CS input setup time		50			ns
t <sub>H</sub>	SDI, SCK and CS input hold time		50			ns
t <sub>RI</sub>	SDI, SCK and CS input rise time		10			ns
t <sub>FI</sub>	SDI, SCK and CS input fall time		10		20	ns
t <sub>DIS</sub>	SDO output Disable time		0		100	ns
t <sub>V</sub>	SDO output valid time				350	ns
t <sub>HO</sub>	SDO output hold time		0			ns
t <sub>RO</sub>	SDO output rise time	R <sub>pu</sub> = 2k, Cbus = 30pF			60	ns
t <sub>FO</sub>	SDO output fall time	R <sub>pu</sub> = 2k, Cbus = 30pF			60	ns
t <sub>CS</sub>	CS deselect time		2			μs
t <sub>WRT</sub>	Wiper Response Time after SPI write to WR register				1.5	μs

## NOTES:


- 5. Typical values are for  $T_A = +25$ °C and 3.3V supply voltage.
- 6. LSB: [V(R<sub>W</sub>)<sub>127</sub> V(R<sub>W</sub>)<sub>0</sub>]/127. V(R<sub>W</sub>)<sub>127</sub> and V(R<sub>W</sub>)<sub>0</sub> are V(R<sub>W</sub>) for the DCP register set to 7F hex and 00 hex respectively. LSB is the incremental voltage when changing from one tap to an adjacent tap.
- 7. ZS error =  $V(RW)_0/LSB$ .
- 8. FS error =  $[V(RW)_{127} V_{CC}]/LSB$ .
- 9. DNL =  $[V(RW)_i V(RW)_{i-1}]/LSB-1$ , for i = 1 to 127. i is the DCP register setting.
- 10. INL =  $[V(RW)_i i \cdot LSB V(RW)]/LSB$  for i = 1 to 127
- $\begin{aligned} &\text{11. } V_{MATCH} = [V(RWx)_i V(RWy)_i] / LSB, \text{ for } i = 1 \text{ to } 127, x = 0 \text{ to } 3 \text{ and } y = 0 \text{ to } 3. \\ &\text{12. } TC_V = \frac{Max(V(RW)_i) Min(V(RW)_i)}{[Max(V(RW)_i) + Min(V(RW)_i)] / 2} \times \frac{10^6}{165 \, ^{\circ}\text{C}} \text{ for } i = 16 \text{ to } 112 \text{ decimal, } T = -40 \, ^{\circ}\text{C to } +125 \, ^{\circ}\text{C}. \text{ Max() is the maximum value of the wiper voltage over the temperature range.} \end{aligned}$
- 13. t<sub>WC</sub> is the time from the end of a Write sequence of SPI serial interface, to the end of the self-timed internal non-volatile write cycle.
- 14. R<sub>pu</sub> is specified for the highest data rate transfer for the device. Higher value pullup can be used at lower data rates.
- 15. This parameter is not 100% tested.

# **Timing Diagrams**


# Input Timing



# **Output Timing**



# **XDCP Timing (for All Load Instructions)**



# **Typical Performance Curves**




FIGURE 1. WIPER RESISTANCE vs TAP POSITION  $[I(RW) = V_{CC}/R_{TOTAL}] \ FOR \ 10k\Omega \ (W)$ 




FIGURE 3. DNL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega$  (W)




FIGURE 5. ZSerror vs TEMPERATURE




FIGURE 2. STANDBY  $I_{CC}$  vs  $V_{CC}$ 




FIGURE 4. INL vs TAP POSITION IN VOLTAGE DIVIDER MODE FOR 10k $\Omega$  (W)




FIGURE 6. FSerror vs TEMPERATURE

# Typical Performance Curves (Continued)




FIGURE 7. END TO END  $R_{TOTAL}$  % CHANGE vs TEMPERATURE




FIGURE 9. MIDSCALE GLITCH, CODE 80h TO 7Fh

# Pin Description

### Potentiometers Pins

## RWi (i = 0, 1, 2, 3)

RWi is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the WRi register.

# SHDN

The SHDN pin forces the resistors to end-to-end open circuit condition and shorts all RWs to GND. When SHDN is returned to logic high, the previous latch settings put RWi at the same resistance setting prior to shutdown. This pin is logically OR'd with SHDN bit in ACR register. SPI interface is still available in shutdown mode and all registers are accessible. This pin must remain HIGH for normal operation.




FIGURE 8. TC FOR VOLTAGE DIVIDER MODE IN ppm




FIGURE 10. LARGE SIGNAL SETTLING TIME




FIGURE 11. DCP CONNECTION IN SHUTDOWN MODE

## **Bus Interface Pins**

### Serial Clock (SCK)

This is the serial clock input of the SPI serial interface.

intersil

#### Serial Data Output (SDO)

The SDO is an open drain serial data output pin. During a read cycle, the data bits are shifted out at the falling edge of the serial clock SCK, while the  $\overline{\text{CS}}$  input is low.

SDO requires an external pull-up resistor for proper operation.

### Serial Data Input (SDI)

The SDI is the serial data input pin for the SPI interface. It receives device address, operation code, wiper address and data from the SPI external host device. The data bits are shifted in at the rising edge of the serial clock SCK, while the  $\overline{\text{CS}}$  input is low.

### Chip Select (CS)

CS LOW enables the ISL22449, placing it in the active power mode. A HIGH to LOW transition on  $\overline{\text{CS}}$  is required prior to the start of any operation after power up. When  $\overline{\text{CS}}$  is HIGH, the ISL22449 is deselected and the SDO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.

## **Principles of Operation**

The ISL22449 is an integrated circuit incorporating four DCPs with its associated registers, non-volatile memory and the SPI serial interface providing direct communication between host and potentiometers and memory. The resistor array is comprised of individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions.

When the device is powered down, the last value stored in IVRi will be maintained in the non-volatile memory. When power is restored, the contents of the IVRi is recalled and loaded into the corresponding WRi to set the wiper to the initial value.

#### **DCP Description**

Each DCP is implemented with a combination of resistor elements and CMOS switches. The physical ends of each DCP are equivalent to the fixed terminals of a mechanical potentiometer and internally connected to Vcc and GND. The RW pin of each DCP is connected to intermediate nodes, and is equivalent to the wiper terminal of a mechanical potentiometer. The position of the wiper terminal within the DCP is controlled by volatile Wiper Register (WR). Each DCP has its own WR. When the WR of a DCP contains all zeroes (WR[6:0]= 00h), its wiper terminal (RW) is closest to GND. When the WR register of a DCP contains all ones (WR[6:0]= 7Fh), its wiper terminal (RW) is closest to V<sub>CC</sub>. As the value of the WR increases from all zeroes (0) to all ones (127 decimal), the wiper moves monotonically from the position closest to GND to the closest to V<sub>CC</sub>.

While the ISL22449 is being powered up, all four WRs are reset to 40h (64 decimal), which locates RW roughly at the center between GND and  $V_{CC}$ . After the power supply voltage becomes large enough for reliable non-volatile memory reading, all WRs will be reload with the value stored in corresponding non-volatile Initial Value Registers (IVRs).

The SPI interface register address bits have to be set to 0000b, 0001b, 0010b or 0011b to access the WR of DCP0, DCP1, DCP2 or DCP3 respectively. The WRi and IVRi can be read or written to directly using the SPI serial interface as described in the following sections.

## **Memory Description**

The ISL22449 contains seven non-volatile and five volatile 8-bit registers. The memory map of ISL22449 is on Table 1. The four non-volatile registers (IVRi) at address 0, 1, 2 and 3, contain initial wiper value and volatile registers (WRi) contain current wiper position. In addition, three non-volatile General Purpose registers from address 4 to address 6 are available.

**TABLE 1. MEMORY MAP** 

ADDRESS	NON-VOLATILE	VOLATILE
8	_	ACR
7	Rese	erved
6 5 4	General Purpose General Purpose General Purpose	Not Available Not Available Not Available
3 2 1 0	IVR3 IVR2 IVR1 IVR0	WR3 WR2 WR1 WR0

The non-volatile IVRi and volatile WRi registers are accessible with the same address.

The Access Control Register (ACR) contains information and control bits described below in Table 2.

The VOL bit (ACR[7]) determines whether the access is to wiper registers WR or initial value registers IVR.

TABLE 2. ACCESS CONTROL REGISTER (ACR)

BIT#	7	6	5	4	3	2	1	0
Bit Name	VOL	SHDN	WIP	0	0	0	0	0

If VOL bit is 0, the non-volatile IVR register is accessible. If VOL bit is 1, only the volatile WRi is accessible. Note, value is written to IVRi register also is written to the WRi. The default value of this bit is 0.

The SHDN bit (ACR[6]) disables or enables Shutdown mode. This bit is logically OR'd with SHDN pin. When this bit is 0, DCPs are in Shutdown mode. Default value of SHDN bit is 1.

The WIP bit (ACR[5]) is read only bit. It indicates that non-volatile write operation is in progress. The WIP bit can be

FN6333.2 September 15, 2006 read repeatedly after a non-volatile write to determine if the write has been completed. It is impossible to write to the IVRi, WRi or ACR while WIP bit is 1.

#### SPI Serial Interface

The ISL22449 supports an SPI serial protocol, mode 0. The device is accessed via the SDI input and SDO output with data clocked in on the rising edge of SCK, and clocked out on the falling edge of SCK.  $\overline{\text{CS}}$  must be LOW during communication with the ISL22449. SCK and  $\overline{\text{CS}}$  lines are controlled by the host or master. The ISL22449 operates only as a slave device.

All communication over the SPI interface is conducted by sending the MSB of each byte of data first.

#### **Protocol Conventions**

The first byte sent to the ISL22449 from the SPI host is the Identification Byte. A valid Identification Byte contains 0101 as the four MSBs, with the following four bits set to 0.

**TABLE 3. IDENTIFICATION BYTE FORMAT** 

0	1	0	1	0	0	0	0
(MSB)							(LSB)

The next byte sent to the ISL22449 contains the instruction and register pointer information. The four MSBs are the instruction and four LSBs are register address (see Table 4).

**TABLE 4. IDENTIFICATION BYTE FORMAT** 

7	6	5	4	3	2	1	0
13	12	I1	10	R3	R2	R1	R0

There are only two valid instruction sets:

1011(binary) - is a Read operation

1100(binary) - is a Write operation

#### Write Operation

A Write operation to the ISL22449 is a three-byte operation. It requires first, the  $\overline{\text{CS}}$  transition from HIGH to LOW, then a

valid Identification Byte, then a valid instruction byte following by Data Byte is sent to SDI pin. The host terminates the write operation by pulling the  $\overline{CS}$  pin from LOW to HIGH. For a write to addresses 0000b to 0011b, the MSB at address 8 (ACR[7]) determines if the Data Byte is to be written to volatile or both volatile and non-volatile registers. Refer to "Memory Description" and Figure 12.

Device can receive more than one byte of data by auto incrementing the address after each received byte. Note after reaching the address 0110b, the internal pointer "rolls over" to address 0000b.

The internal non-volatile write cycle starts after rising edge of  $\overline{\text{CS}}$  and takes up to 20ms. Thus, non-volatile registers must be written individually.

#### Read Operation

A read operation to the ISL22449 is a three-byte operation. It requires first, the  $\overline{\text{CS}}$  transition from HIGH to LOW, then a valid Identification Byte, then a valid instruction byte following by "dummy" Data Byte is sent to SDI pin. The SPI host reads the data from SDO pin on falling edge of SCK. The host terminates the read operation by pulling the  $\overline{\text{CS}}$  pin from LOW to HIGH (see Figure 13).

The ISL22449 will provide the Data Bytes to the SDO pin as long as SCK is provided by the host from the registers indicated by an internal pointer. This pointer initial value is determined by the register address in the Read operation instruction, and increments by one during transmission of each Data Byte. After reaching the memory location 0110b, the pointer "rolls over" to 0000b, and the device continues to output the data for each received SCK clock.

In order to read back the non-volatile IVR, it is recommended that the application reads the ACR first to verify the WIP bit is 0. If the WIP bit (ACR[5]) is not 0, the host should repeat its reading sequence again.




FIGURE 12. THREE BYTE WRITE SEQUENCE




FIGURE 13. THREE BYTE READ SEQUENCE

(Sent to SDI)

# **Applications Information**

## Communicating with ISL22449

Communication with ISL22449 proceeds using SPI interface through the ACR (address 1000b), IVRi (addresses 0000b, 0001b, 0010b and 0011b) and WRi (addresses 0000b, 0001b, 0010b and 0011b) registers.

The wiper of the potentiometer is controlled by the WRi register. Writes and reads can be made directly to these registers to control and monitor the wiper position without

any non-volatile memory changes. This is done by setting MSB bit at address 1000b to 1.

The non-volatile IVRi stores the power up value of the wiper. IVRs are accessible when MSB bit at address 1000b is set to 0. Writing a new value to the IVRi register will set a new power up position for the wiper. Also, writing to this register will load the same value into the corresponding WRi as the IVRi. Reading from the IVRi will not change the WRi, if its contents are different.

# Examples:

## A. Writing to the IVR:

This sequence will write a new value (77h) to the IVR2(non-volatile):

### B. Reading from the WR:


This sequence will read the value from the WR3 (volatile):

Read the data from WR3 (Addr 0011b)

Send the ID byte, Instruction Byte, then Read the Data byte

intersil

# Thin Shrink Small Outline Plastic Packages (TSSOP)



#### NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
С	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65 BSC		-
Е	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
α	0°	8 <sup>0</sup>	0°	80	-

Rev. 2 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com