

# CEF740A



PRELIMINARY

## N-Channel Enhancement Mode Field Effect Transistor

6

### FEATURES

- 400V ,5.4A ,  $R_{DS(ON)}=600m\Omega$  @VGS=10V.
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- TO-220F full-pak for through hole.



### ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	400	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous -Pulsed	I <sub>D</sub>	5.4	A
	I <sub>DM</sub>	22	A
Drain-Source Diode Forward Current	I <sub>S</sub>	5.4	A
Maximum Power Dissipation @T <sub>c</sub> =25°C Derate above 25°C	P <sub>D</sub>	40	W
		0.32	W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	3.1	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	65	°C/W

# CEF740A

6

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25° C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	400			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V			25	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =20V, V <sub>DS</sub> =0V			100	nA
<b>ON CHARACTERISTICS<sup>a</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2		4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =3.2A			600	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V	10			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =50V, I <sub>D</sub> =3.2A	3	6		S
<b>DYNAMIC CHARACTERISTICS<sup>b</sup></b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V f=1.0MHz		1400		pF
Output Capacitance	C <sub>OSS</sub>			330		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			120		pF
<b>SWITCHING CHARACTERISTICS<sup>b</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =200V, I <sub>D</sub> =10A, R <sub>G</sub> =9.1Ω R <sub>D</sub> =20Ω		14	60	ns
Rise Time	t <sub>r</sub>			27	120	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			50	80	ns
Fall Time	t <sub>f</sub>			24	50	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =320V, I <sub>D</sub> =10A, V <sub>GS</sub> =10V		48	63	nC
Gate-Source Charge	Q <sub>gs</sub>			4	6	nC
Gate-Drain Charge	Q <sub>gd</sub>			15	20	nC

# CEF740A

6

## ELECTRICAL CHARACTERISTICS ( $T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS<sup>a</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0V, I_s = 5.4A$			2.0	V

Notes

- a. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature


# CEF740A




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEF740A




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve