MP75L24



Low Voltage CMOS Buffered Multiplying 8-Bit Digital-to-Analog Converter

FEATURES

- 3.3 V Operation
- IOUT Pin Voltages are User Definable
- · Improved Isolation of Analog from Digital Ground
- Full Four-Quadrant Multiplication
- · On-chip Bus Interface Logic
- Low Power Consumption
- Monotonicity Guaranteed (Full Temperature Range)
- Use in Unipolar Supplies
- Extremely Low Power CMOS

APPLICATIONS

March 1998-3

- · Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- · Bus Structured Instruments
- Disk Drives

GENERAL DESCRIPTION

The MP75L24 is a low cost, 8-bit CMOS Digital-to-Analog Converter designed for direct interface to most microprocessors.


The MP75L24 is pin-to-pin compatible to the MP7524A. In addition, the $I_{OUT1,\,2}$ pins may be taken to a non-ground voltage. This allows its use in single supply circuits.

Basically an 8-bit DAC with input latches, the MP75L24's load cycle is similar to the "write" cycle of a random access

memory. Using an advanced thin-film on CMOS fabrication process, the MP75L24 provides accuracy to 1 LSB with power dissipation of only 0.3 mW.

Featuring operation from +3.0 V to +3.6 V, the MP75L24 interfaces directly to most microprocessor buses or output ports. Excellent multiplying characteristics (2- or 4-quadrant) make the MP75L24 an ideal choice for many microprocessor controlled gain setting and signal control applications.

SIMPLIFIED BLOCK DIAGRAM



3 Segment D/A Converter with Termination to GND Logical "1" at Digital Input Steers Current to IOUT1






ORDERING INFORMATION


Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	-40 to +85°C	MP75L24AN	±1	±1	±3
SOIC	-40 to +85°C	MP75L24AR	±1	±1	±3

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



16 Pin PDIP (0.300")



16 Pin SOIC (Jedec, 0.150")

PIN OUT DEFINITIONS

NAME	DESCRIPTION			
l _{OUT1}	Current Output 1			
I _{OUT2}	Current Output 2			
GND	Ground			
DB7	Data Input Bit 7 (MSB)			
DB6	Data Input Bit 6			
DB5	Data Input Bit 5			
DB4	Data Input Bit 4			
DB3	Data Input Bit 3			
	I _{OUT1} I _{OUT2} GND DB7 DB6 DB5 DB4			

PIN NO.	NAME	DESCRIPTION			
9	DB2	Data Input Bit 2			
10	DB1	Data Input Bit 1			
11	DB0	Data Input Bit 0 (LSB)			
12	cs	Chip Select			
13	WR	Write			
14	V_{DD}	Power Supply			
15	V_{REF}	Reference Input			
16	R_{FB}	Feedback Resistance			



ELECTRICAL CHARACTERISTICS

 $(V_{DD} = + 3.3 \text{ V}, V_{REF} = +3 \text{ V} \text{ unless otherwise noted})$

25°C						
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions/Comments
STATIC PERFORMANCE ¹						FSR = Full Scale Range
Resolution (All Grades)	N	8			Bits	
Integral Non-Linearity (Relative Accuracy)	INL			<u>+</u> 1	LSB	End Point Linearity
Differential Non-Linearity	DNL			<u>+</u> 1	LSB	All grades monotonic over full temperature range.
Gain Error	GE			<u>+</u> 3	LSB	Using Internal R _{FB} Digital Inputs = V _{INH}
Power Supply Rejection Ratio	PSRR		<u>+</u> 100		ppm/%	$ \Delta Gain/\Delta V_{DD} \Delta V_{DD} = \pm 10\%$ Digital Inputs = V_{INH}
Output Leakage Current	l _{OUT1}			<u>+</u> 50nA	nA	Digital Inputs = V _{INL}
DYNAMIC PERFORMANCE						RL = 100Ω, C _L = 10pF
Current Settling Time ² AC Feedthrough at I _{OUT1} ²	t _S F⊤		100 <u>+</u> 1/2		ns LSB	Full Scale Change to 1/2 LSB V _{REF} =100kHz, 20 Vp-p, sinewave
at I _{OUT2}			<u>+</u> 1/2		LSB	DB0-DB7 = 0 V, $\overline{CS} = \overline{WR} = 0 V$
REFERENCE INPUT						
Input Resistance	R _{IN}	5		20	kΩ	
DIGITAL INPUTS ³						
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance ²	V _{IH} V _{IL} LKG C _{IN}	+2.0		+0.8 <u>±</u> 1 20	V V μΑ pF	V _{IN} = 0 V
ANALOG OUTPUTS ²						
Output Capacitance	C _{OUT1} C _{OUT1} C _{OUT2} C _{OUT2}			70 30 20 60	pF pF pF pF	DAC inputs all 1's DAC inputs all 0's DAC inputs all 1's DAC inputs all 0's
POWER SUPPLY ⁵						
Functional Voltage Range Supply Current	V _{DD}	3	3.3 10	3.6 100	V μA	All digital inputs = 0 V or all = V_{DD}



ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
SWITCHING CHARACTERISTICS ^{2, 4}						
Chip Select to Write Set-Up Time Chip Select to Write Hold Time Data Valid to Write Set-Up Time Data Valid to Write Hold Time Write Pulse Width	t _{CS} t _{CH} t _{DS} t _{DH} t _{WR}		170 0 135 10 170		ns ns ns ns	
VOLTAGE MODE OPERATION ^{2, 6}						
Integral Nonlinearity Error @ V _{REF}	INL			1	LSB	_{OUT1} = 1.2 V _{OUT2} = 0 V

NOTES:

- Full Scale Range (FSR) is 3 V for unipolar mode and \pm 3 V for bipolar.
- ² Guaranteed but not production tested
- Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- 4 See timing diagram.
- ⁵ Specified values guarantee functionality. Refer to other parameters for accuracy.
- 6 Refer to Figure 7.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2}

V _{DD} to GND –0.5, +5 V	Storage Temperature65°C to +150°C
Digital Input Voltage to GND (2) GND –0.5 to V_{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C
_{OUT1} , _{OUT2} to GND –0.5 to 5 V	Package Power Dissipation Rating to 75°C
V _{REF} to GND	PDIP, SOIC
V _{RFB} to GND	Derates above 75°C 10mW/°C

NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- ² Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.





APPLICATION NOTES




Figure 1. Single Supply Operation with 1.2 V to 2.4 V Swing

The R-2R ladder termination resistor on the MP75L24 is internally connected to I_{OUT2} . This configuration allows the use of the DAC in the single supply current steering mode, where I_{OUT2} is biased above ground level.

Figure 2. shows the generalized configuration.




Figure 2. Single Supply Operation in Current Switching Mode

The advantage of this single supply configuration over the voltage switching mode is the greater flexibility with which

the output voltage swing can be defined. A low impedance reference bias voltage is needed. Unlike the voltage switching mode which has a minimum output voltage of 0V, the current steering mode allows for output swings that do not have to approach the rail voltages. The equation for this configuration is:

$$V_{OUT} = \frac{D}{256} (V_{BIAS} - V_{IN}) + V_{BIAS}$$

where D=decimal equivalent of the DAC digital input code $V_{B|AS}$ is a voltage reference: 0 V \leq $V_{B|AS} \leq$ 1.2V for best linearity.

V_{IN} is a bipolar input voltage

By choosing the proper $V_{B|AS}$ and V_{IN} , the output voltage can be set in the range between $V_{B|AS}$ and $2V_{B|AS} - V_{IN}$. For example, for $V_{DD} = 3.3$, select $V_{IN} = 0$ V and $V_{B|AS} = 1.2$ V. This will result in a swing of 1.2 V to 2.4 V.




Figure 3. Microcontroller Interface



INTERFACE LOGIC INFORMATION

Mode Selection

MP75L24 mode selection is controlled by the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ inputs.

Write Mode

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both LOW, the MP75L24 is in the WRITE mode, and the MP75L24 analog circuit responds to data activity at the DB0-DB7 data bus inputs. In this mode, the MP75L24 acts like a non-latched input D/A converter.

Hold Mode

When either $\overline{\text{CS}}$ or $\overline{\text{WR}}$ is HIGH, the MP75L24 is in the HOLD mode. The MP75L24 analog output holds the value corresponding to the last digital input present at DB0-DB7 prior to $\overline{\text{WR}}$ or $\overline{\text{CS}}$ assuming the high state.

cs	WR	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs
Н	Х	Hold	Data Bus (DB0-DB7) is locked out
Х	Ι	Hold	DAC holds last data present when WR assumed HIGH state

L = LOW state, H = HIGH state, X = Don't care state

Table 1. Mode Selection Table




Figure 4. Write Cycle Timing Diagram

MICROPROCESSOR INTERFACE

MP75L24/8080A Interface

Figure 5. shows the MP75L24 used in the MCS-80 microcomputer system as a Memory Mapped Output Device. The basic CPU group consists of the 8080A CPU, 8224 clock generator and 8228 system controller/bus driver. The MP75L24 $\overline{\text{WR}}$ input is connected to the 8228 system data bus outputs. The $\overline{\text{CS}}$ input is connected to the system address decoding logic. Note that pull-up resistors R3 and R4 are required to ensure that the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ input HIGH states reach 3.0V min. Pull-ups are not required on the system data bus since the 8228 VOH is 3.6 V min for DB0-DB7.

System timing is shown in Figure 6. Data is loaded into the MP75L24 when the \overline{WR} and \overline{CS} inputs are both LOW. The data is latched into the MP75L24 when \overline{WR} returns HIGH. MP75L24 updating is accomplished by using any of the 8080A memory write instructions.

The MP75L24 can also be addressed and loaded as an isolated Output Device by connecting the MP75L24 \overline{WR} input to the 8228 $\overline{I/O~W}$ terminal (instead of \overline{MEMW}).






Figure 5. MP75L24/8080A Interface




Figure 6. Timing Diagram





Figure 7. Voltage Mode Operation



PERFORMANCE CHARACTERISTICS



Graph 1. Relative Accuracy vs. Digital Code