ISSUE 1



PM5347 S/UNI-PLUS

SATURN USER NETWORK INTERFACE

PM5347

S/UNI-155 PLUS

SATURN USER NETWORK INTERFACE

DATASHEET ERRATA

ISSUE 1: JANUARY 1999



ISSUE 1

SATURN USER NETWORK INTERFACE

REVISION HISTORY

lssue No.	Issue Date	Details of Change
1	April 1999	This document contains changes to the datasheet revision 6



ISSUE 1

SATURN USER NETWORK INTERFACE

CONTENTS

1	ISSUE 1 ERRATA	2
2	DATASHEET ISSUE 6 ERRATA	3
NOT	ES	



PM5347 S/UNI-PLUS

ISSUE 1

SATURN USER NETWORK INTERFACE

1 **ISSUE 1 ERRATA**

This document is the errata notice for Issue 6 of the S/UNI-PLUS datasheet (PMC-941033). Issue 1 of the S/UNI-PLUS errata notice and issue 6 of the datasheet supersedes all prior editions & versions.



ISSUE 1

SATURN USER NETWORK INTERFACE

2 DATASHEET ISSUE 6 ERRATA

The following details documentation errors in datasheet issue 6.

PAGE	ERROR	DESCRIPTION/CORRECTION
3	Correction to synthesizer feature.	The text states: "• Synthesizes the 155.52 MHz or 51.84 MHz transmit clock from a 19.44 MHz or 6.48 MHz reference."
		The text should have read: "• Synthesizes a 155.52 MHz transmit clock from a 19.44 MHz reference". The rev D S/UNI-PLUS will not synthesize a 51.84 MHz clock. For STS-1 operation the rev D S/UNI-PLUS needs to be in clock bypass mode in both the receive and transmit directions. In STS-3 mode, the 19.44 MHz reference is required when not in bypass, the 6.48 MHz reference is not applicable.
7	Correction to block diagram.	The TOWCLK, TSDCLK and TLDCLK signals were incorrectly shown as inputs. The block diagram has been updated to show them as outputs.
		TRCLK#
26	Correction to PIP[3:0] pin description.	The PIP[3:0] pin description incorrectly states that each input contains an integral pull-down resistor. No input pull-ups or pull-downs are used on these pins.
63	Clarification of SDH J0/Z0 and TSTBEN description.	The description of the SDH J0/Z0 states that if the TSTBEN bit is high, the section trace message, stored in the SSTB block, will overwrite the J0 byte regardless of the SDH J0/Z0 state. In fact both the SDH J0/Z0 and TSTBEN bits must be high to enable overwriting the J0 byte.
67	Applications information for the RXDINV bit.	In Line Loopback mode (LLE=1) the RXD+ and RXD- inputs are connected to the TXD+ and TXD- outputs respectively. In Line Loopback mode the RXD inputs are not inverted before they are connected to the TXD outputs. Designs requiring RXD to be inverted will not operate correctly in Line Loopback mode. The LOS detection logic is connected to the non-inverted RXD inputs and therefore will not work correctly when the RXD inputs are inverted.
68	Correction to RRCLKA description.	The RRCLKA bit is incorrectly titled "TTCLKA". It should be titled "RRCLKA".



ISSUE 1

68	Correction to TRCLKA description.	low to high	transitic	escription incor ons on the TRC nged to the fol	LK+ and TR	that this bit monitors "for CLK- inputs.				
				•	•					
						TRCLKA monitors. If vity of the TRCLK+/- pins.				
						tivity of the RRCLK+/-				
		pins	,			,				
70	Correction to TREFSEL description.		The S/UNI-PLUS rev D will not work with a 6.48 MHz reference clock; therefore, TREFSEL should always be a logic zero for correct operation.							
71	Correction to RREFSEL description.	The S/UNI-PLUS rev D will not work with a 6.48 MHz reference clock; therefore, RREFSEL should always be a logic zero for correct operation.								
71	Applications information for the RDOOLV bit	While the P will make nu be accomp msec interv	umerou lished l als. Wł	s transitions. C by polling the nen RROOLV a	Correct interp RDOOLV a and RROOL	ata, the RDOOLV status oretation of RDOOLV can nd RDOOLI bits at 100 I are both polled at logic within 488 ppm.				
101	RTIMIE and RTIUIE	Bit	Туре	Function	Default					
101	functions have been	Bit 7		Unused	Х					
	added to Register 28H,		R/W	RRAMACC	0					
	SSTB Control,		R/W	RTIUIE	0	-				
	description.		R/W	RTIMIE	0	*				
			R/W	PER5	0					
			R/W	TNULL	1					
			R/W	NOSYNC	0					
		Bit 0 R/W LEN16 0								
		RTIMIE: The RTIMIE bit controls the activation of the interrupt output when								
		the comparison between accepted identifier message and the								
		expected message changes state. When RTIMIE is a logic one,								
		changes in match state activates the interrupt (INTB) output.								
		the rec logic	eive ide one, ch ge stab	entifier messag nanges in the	e changes s received	the interrupt output when state. When RTIUIE is a section trace identifier vate the interrupt (INTB)				



ISSUE 1

103	RTIMV, RTIMI, RTIUV		Bit	Туре	Function	Default	ĺ
103	and RTIUI functions have		Bit 7	R	Busy	0	
	been added to Register		Bit 6		Unused	X	
	29H, SSTB Section Trace		Bit 5		Unused	X	
	Identifier Status,		Bit 4		Unused	X	*
	description.	1	Bit 3	R	RTIUI	X	
		i	Bit 2	R	RTIUV	X	
			Bit 1	R	RTIMI	X	
			Bit 0	R	RTIMV	X	
		I					!
		<u>RTIN</u>	<u>1V:</u>				
		i 1 RTIM	message dentifier the micro message <u>11:</u> The RTIN	framer. F message processor matches Al bit is a l	TIMV is a logic differs from the r. RTIMV is a logic the expected n ogic one when	c one when t e expected m ogic zero wh nessage. match/mism	atus of the identifier he accepted hessage written by en the accepted hatch status of the is cleared when this
		<u>RTIU</u>	The RTIL	JV bit repo			us of the identifier
		: 	section tr message when the	ace identi for eight current m	fier message h consecutive me	as not matcl essages. RT nes the acce	he current received ned the previous IUV is a logic zero pted message as rol register.
		t	The RTI	ntifier fram			stable status of the is cleared when this



ISSUE 1

SSTB Synchronization Message Status Register (Reg. 2D) have been	Register 0x2D: SSTB Synchronization Message Statu						
added.	Bit	Туре	Function	Default			
Note: The current GR-	Bit 7	R/W	SMUE	0			
253-CORE (5.4.7.1)	Bit 6		Unused	Х			
requires the byte	Bit 5		Unused	Х			
validation to be done over	Bit 4		Unused	Х			
8 frames, instead of 5	Bit 3	R	SMUI	Х			
frames as is done in the	Bit 2	R	SMUV	Х			
S/UNI-PLUS. This, however, is still useful to	Bit 1		Unused	Х			
be included, since it	Bit 0		Unused	Х			
Receive S1 register, every frame to validate the synchronization message.	syn rece for f byte <u>SM</u> The mes whe <u>SM</u>	SMUV bit rep chronization r eived S1 byte ive consecution e values are ic <u>UI:</u> SMUI bit is a ssage unstable on this registe <u>UE:</u> SMUE bit co	nessage. SMUV is differs from the pre- ve frames. SMUV is dentical for five cons a logic one when the e status changes st r is read.				

PMC-Sierra, Inc.

PM5347 S/UNI-PLUS

DATASHEET ERRATA PMC-990127

ISSUE 1

130-131	Correction to TPOP Path Status Register Description	 All references to the TPOP Source Control Register should be ignored: <u>G1[1], G1[0]</u>: The G1[1:0] bits are inserted in the unused bit positions in the path status byte when the primary input TPOHEN is low during the unused bit positions in the path overhead input stream, TPOH.
		APRDI: The APRDI bit controls the insertion of the auxiliary path remote defect indication. When APRDI is a logic one, the APRDI bit position in the path status byte is set high. When APRDI is a logic zero, the APRDI bit position in the path status byte is set low. This bit has no effect if the primary input TPOHEN is high during the path status remote defect indication bit position in the path overhead input stream in which case the value is inserted from TPOH.
		PRDI: The PRDI bit controls the insertion of the path remote defect indication. This register bit value is logically ORed with the input TPRDI. When PRDI is a logic one, the PRDI bit position in the path status byte is set high. When PRDI is a logic zero, the PRDI bit position in the path status byte is set low. This bit has no effect if the primary input TPOHEN is high during the path status remote defect indication bit position in the path overhead input stream in which case the value is inserted from TPOH.
		FEBE[3:0]: The FEBE[3:0] bits are inserted in the FEBE bit positions in the path status byte when the primary input TPOHEN is low during the path status FEBE bit positions in the path overhead input stream, TPOH. The value contained in FEBE[3:0] is cleared after being inserted in the path status byte. Any non-zero FEBE value overwrites the value that would normally have been inserted based on the number of receive B3 errors during the last frame. When reading this register, a non-zero value in these bit positions indicates that the insertion of this value is still pending.
140	Clarification of HCSFTR[1:0].	For correct operation the HCSFTR[1:0] bits must be set to 00. This condition requires one ATM cell with correct HCS to switch from detection mode to correction mode.
149	Correction to the description of the DHCS bit.	The DHCS bit description states that DHCS controls the insertion of single bit errors. The assertion of DHCS causes the next HCS octet to be inverted forcing 8 bit errors not just one.
149	Application information for the FIFORST bit.	The FIFORST bit in register 0x60: "TACP Control/Status" initializes the transmit FIFO. For correct operation, a FIFORST should be issued at the end of each initialization cycle (ie. at the end of the reset routine). A transmit FIFORST should also be issued each time TSOC changes boundaries. Boundary changes are identified by TSOCI (bit 6).
		The FIFORST should be asserted for a minumum of 3.5us. (one cell period at 155Mbps).
179	Sources for filter caps.	Surface mount capacitors for these values are available from ATC, AVX, muRata, and NEC.



PM5347 S/UNI-PLUS

DATASHEET ERRATA PMC-990127

186	Changes to Bit Error Rate Monitor Settings	The re follows		nended regis	ter settings f	or STS-1 m	ode should	d be a		
			BER	Reg.0x72	Reg.0x73	Reg.0x74	Reg.0x7	5		
)-4	A0	00	4F	00	,		
)-5	B0	00	3E	00	_		
)-6	E0	2E	3E	00	-		
		The re follows		nended regist	er settings fo	or STS-3c m	ode should	d be a		
		BI	ER	Reg.0x72	Reg.0x73	Reg.0x74	Reg.0x7	5		
		10)-4	34	00	4D	00			
		10)-5	90	01	3E	00			
)-6	A0	0F	3E	00			
byte) of a cell. It has been f the second to last word (or by last word (or byte). 207 Addition of VTPIH and						ell may resu	It in the los	s of t		
	VTPIL DC characteristic	guarar specifi VTPIH	nteed cation I minim	input LOW s apply to the num voltage is	n Page 178 c voltage wh inputs ALOS s 2.2V. The n s –0.5V. The	nen in TTL - and REFCL naximum volt	. mode. .K- only. :age is V _{DD} +	The 0.5V.		
208	Clarification of the I _{IL} parameter.	The IIL parameter is not relevant for PECL inputs.								
224	Addition of TFP timing.		The following timing parameters for the TFP input should be added to figure 38.							
		Syr	nbol	Descrip	tion		Min Max	Units		
		tS _T		TFP Set-up time t			15	ns		
		tH _T		TFP Hold time to			0	ns		
						1				
		GTO	CLK \	\	tS TED					
		ר 	- TFP -		◆ ^{tS} _{TFP} →					
230	Change to tPRCA, tPRDAT, tPRSOC and tPRXPRTY min delay.			^t PRDAT, ^t PF 2 ns from 1 ns	SOC and tpp	RXPRTY mir	n delays ha	ve bee		



PM5347 S/UNI-PLUS

ISSUE 1

SATURN USER NETWORK INTERFACE

NOTES



ISSUE 1

SATURN USER NETWORK INTERFACE

CONTACTING PMC-SIERRA, INC.

PMC-Sierra, Inc. 105-8555 Baxter Place Burnaby, BC Canada V5A 4V7

Tel: (604) 415-6000

Fax: (604) 415-6200

Document Information: Corporate Information: Application Information: document@pmc-sierra.com info@pmc-sierra.com apps@pmc-sierra.com (604) 415-4533 http://www.pmc-sierra.com

Web Site:

None of the information contained in this document constitutes an express or implied warranty by PMC-Sierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such information or the fitness, or suitability for a particular purpose, merchantability, performance, compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all representations and warranties of any kind regarding the contents or use of the information, including, but not limited to, express and implied warranties of accuracy, completeness, merchantability, fitness for a particular use, or non-infringement.

In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or consequential damages, including, but not limited to, lost profits, lost business or lost data resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has been advised of the possibility of such damage.

© 1999 PMC-Sierra, Inc.

PMC-990127 (R1) ref PMC-941033 (R6) Issue date: April 1999