

# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory

## SST31LH103



Advance Information

### FEATURES:

- **Organized as 64K x16 Flash + 16K x16 SRAM**
- **Single 3.0-3.6V Read and Write Operations (2.7-3.6V without concurrent operation)**
- **Concurrent Operation**
  - Read from or write to SRAM while erase/program Flash
- **Superior Reliability**
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- **Low Power Consumption:**
  - Active Current: 10 mA (typical) for Flash or SRAM Read
  - Standby Current: 5  $\mu$ A (typical)
- **Sector Erase Capability**
  - Uniform 2 KWord sectors
- **Fast Read Access Times:**
  - Flash: 35 ns
  - SRAM: 15 and 25 ns
- **Latched Address and Data for Flash**
- **Flash Fast Sector Erase and Word Program:**
  - Sector Erase Time: 18 ms typical
  - Bank Erase Time: 70 ms typical
  - Word Program Time: 14  $\mu$ s typical
  - Bank Rewrite Time: 2 seconds typical
- **Flash Automatic Erase and Program Timing**
  - Internal  $V_{PP}$  Generation
- **Flash End of Write Detection**
  - Toggle Bit
  - Data# Polling
- **CMOS I/O Compatibility**
- **JEDEC Standard Command Set**
- **Packages Available**
  - 40-Pin TSOP (10mm x 14mm)

### PRODUCT DESCRIPTION

The SST31LH103 ComboMemory device integrates a 64K x16 CMOS flash memory bank with a 16K x16 CMOS SRAM memory bank in a monolithic silicon, manufactured with SST's proprietary, high performance SuperFlash technology. The SST31LH103 device writes (SRAM or programs or erases flash) with a 3.0-3.6V power supply. The monolithic SST31LH103 device conforms to JEDEC standard Software Data Protect (SDP) commands.

Featuring high performance word program, the flash memory bank provides a maximum word program time of 20  $\mu$ sec. The entire flash memory bank can be erased and programmed word-by-word in typically 2 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST31LH103 device has on-chip hardware and software data protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST31LH103 device is offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST31LH103 operates as two independent memory banks with respective bank enable signals. The SRAM and Flash memory banks are superimposed in the same memory address space. Both memory banks share common address lines, data lines, WE# and OE#. The memory bank selection is done by memory bank enable signals. The SRAM bank enable signal, BES# selects

the SRAM bank and the flash memory bank enable signal, BEF# selects the flash memory bank. The WE# signal has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The SDP command sequence protects the data stored in the flash memory bank from accidental alteration.

The SST31LH103 provides the added functionality of being able to simultaneously read from or write to the SRAM bank while erasing or programming in the flash memory bank. The SRAM memory bank can be read or written while the flash memory bank performs Sector Erase, Bank Erase, or Word Program concurrently. All flash memory Erase and Program operations will automatically latch the input address and data signals and complete the operation in background without further input stimulus requirement. Once the internally controlled erase or program cycle in the flash bank has commenced, the SRAM bank can be accessed for read or write.

The SST31LH103 device is suited for applications that use both nonvolatile flash memory and volatile SRAM memory to store code or data. For all system applications, the SST31LH103 device significantly improves performance and reliability, while lowering power consumption, when compared with multiple chip solutions. The SST31LH103 inherently uses less energy during erase and program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information

given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. The monolithic ComboMemory eliminates redundant functions when using two separate memories of similar architecture; therefore, reducing the total power consumption.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

The SST31LH103 device also improves flexibility by using a single package and a common set of signals to perform functions previously requiring two separate devices. To meet high density, surface mount requirements, the SST31LH103 device is offered in a 40-pin TSOP package. See Figure 1 for pinout.

## Device Operation

The ComboMemory uses BES# and BEF# to control operation of either the SRAM or the flash memory bank. Bus contention is eliminated as the monolithic device will not recognize both bank enables as being simultaneously active. If both bank enables are asserted (i.e., BEF# and BES# are both low), the BEF# will dominate while the BES# is ignored and the appropriate operation will be executed in the flash memory bank. SST does not recommend that both bank enables be simultaneously asserted. All other address, data, and control lines are shared; which minimizes power consumption and area. The device goes into standby when both bank enables are raised to  $V_{IHc}$ .

## SRAM Operation

With BES# low and BEF# high, the SST31LH103 operates as a 16K x16 CMOS SRAM, with fully static operation requiring no external clocks or timing strobes. The SRAM is mapped into the first 16 KWord address space of the device. Read and Write cycle times are equal.

## SRAM Read

The SRAM Read operation of the SST31LH103 is controlled by OE# and BES#, both have to be low with WE# high for the system to obtain data from the outputs. BES# is used for SRAM bank selection. When BES# and BEF# are high, both memory banks are deselected. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 2, for further details.

## SRAM Write

The SRAM Write operation of the SST31LH103 is controlled by WE# and BES#, both have to be low and OE# must be high for the system to write to the SRAM. BES# is used for SRAM bank selection. During the Word Write operation, the addresses and data are referenced to the rising edge of either BES# or WE#, whichever occurs first. The write time is measured from the last falling edge to the first rising edge of BES# and WE#. Refer to the Write cycle timing diagram, Figure 3, for further details.

## Flash Operation

With BEF# active, the SST31LH103 operates as a 64K x16 flash memory. The flash memory bank is read using the common address lines, data lines, WE# and OE#. Erase and Program operations are initiated with the JEDEC standard SDP command sequences. Address and data are latched during the SDP commands and during the internally timed Erase and Program operations.

## Flash Read

The Read operation of the SST31LH103 device is controlled by BEF# and OE#, both have to be low, with WE# high, for the system to obtain data from the outputs. BEF# is used for flash memory bank selection. When BEF# and BES# are high, both banks are deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram (Figure 4) for further details.

## Flash Erase/Program Operation

SDP commands are used to initiate the flash memory bank Program and Erase operations of the SST31LH103. SDP commands are loaded to the flash memory bank using standard microprocessor write sequences. A command is loaded by asserting WE# low while keeping BEF# low and OE# high. The address is latched on the falling edge of WE# or BEF#, whichever occurs last. The data is latched on the rising edge of WE# or BEF#, whichever occurs first.



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory

## SST31LH103

### Advance Information

#### Flash Word Program Operation

The flash memory bank of the SST31LH103 device is programmed on a word-by-word basis. The Program operation consists of three steps. The first step is the three-word-load sequence for Software Data Protection. The second step is to load word address and word data. During the Word Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed, within 20  $\mu$ s. See Figures 5 and 6 for WE# and BEF# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid Flash Read operations are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any SDP commands loaded during the internal Program operation will be ignored.

#### Flash Sector Erase Operation

The Sector Erase operation allows the system to erase the flash memory bank on a sector by sector basis. The sector architecture is based on uniform sector size of 2 KWords. The Sector Erase operation is initiated by executing a six-word-command load sequence for software data protection with sector erase command (0030H) and sector address (SA) in the last bus cycle. The address lines A12-A16 will be used to determine the sector address. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (0030H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The end of Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 9 for timing waveforms. Any SDP commands loaded during the Sector Erase operation will be ignored.

#### Flash Bank Erase Operation

The SST31LH103 flash memory bank provides a Bank Erase operation, which allows the user to erase the entire flash memory bank array to the "1's" state. This is useful when the entire bank must be quickly erased. The Bank Erase operation is initiated by executing a six-word software data protection command sequence with Bank Erase command (0010H) with address 5555H in the last word sequence. The internal Erase operation begins with the rising edge of the sixth WE# or BEF# pulse, whichever occurs first. During the internal Erase operation, the only valid Flash Read operations are Toggle Bit and Data# Polling. See Table 4 for the command se-

quence, Figure 10 for timing diagram, and Figure 18 for the flowchart. Any SDP commands loaded during the Bank Erase operation will be ignored.

#### Flash Write Operation Status Detection

The SST31LH103 flash memory bank provides two software means to detect the completion of a flash memory bank Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes four status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The end of write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation. The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

#### Flash Data# Polling (DQ7)

When the SST31LH103 flash memory bank is in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. The flash memory bank is then ready for the next operation. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector or Bank Erase, the Data# Polling is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 16 for a flowchart.

#### Flash Toggle Bit (DQ6)

During the internal Program or Erase operation, any consecutive attempts to read DQ6 will produce alternating 0's and 1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The flash memory bank is then ready for the next operation. The Toggle Bit is valid after the rising edge of the fourth WE# (or BE#) pulse for Program operation. For Sector or Bank Erase, the Toggle Bit is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 8 for Toggle Bit timing diagram and Figure 16 for a flowchart.



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information

## Flash Memory Data Protection

The SST31LH103 flash memory bank provides both hardware and software features to protect nonvolatile data from inadvertent writes.

## Flash Hardware Data Protection

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a write cycle.

V<sub>DD</sub> Power Up/Down Detection: The Write operation is inhibited when V<sub>DD</sub> is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, BEF# high, or WE# high will inhibit the Flash Write operation. This prevents inadvertent writes during power-up or power-down.

## Flash Software Data Protection (SDP)

The SST31LH103 provides the JEDEC approved software data protection scheme for all flash memory bank data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-word sequence. The three word-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-word load sequence. The SST31LH103 device is shipped with the software data protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid SDP commands will abort the device to the read mode, within Read Cycle Time (TRC).

## Concurrent Read and Write Operations

The SST31LH103 provides the unique benefit of being able to read from or write to SRAM, while simultaneously erasing or programming the Flash. This allows data alteration code to be executed from SRAM, while altering the data in Flash. The following table lists all valid states.

CONCURRENT READ/WRITE STATE TABLE

Flash	SRAM
Program/Erase	Read
Program/Erase	Write

The device will ignore all SDP commands when an Erase or Program operation is in progress. Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.

## Product Identification

The product identification mode identifies the device as the SST31LH103 and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware device ID read operation is typically used by a programmer to identify the correct algorithm for the SST31LH103 flash memory bank. Users may wish to use the software product identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 11 for the software ID entry and read timing diagram and Figure 17 for the ID entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION TABLE

	Address	Data
Manufacturer's Code	0000H	00BF H
Device Code	0001H	0119 H

355 PGM T1.2

## Product Identification Mode Exit/Reset

In order to return to the standard read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software-reset command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 17 for a flowchart.

## Design Considerations



SST recommends a high frequency 0.1 μF ceramic capacitor to be placed as close as possible between V<sub>DD</sub> and V<sub>SS</sub>, e.g., less than 1 cm away from the V<sub>DD</sub> pin of the device. Additionally, a low frequency 4.7 μF electrolytic capacitor from V<sub>DD</sub> to V<sub>SS</sub> should be placed within 5 cm of the V<sub>DD</sub> pin.



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory

## SST31LH103

Advance Information



**FIGURE 1: PIN ASSIGNMENTS 40-PIN TSOP PACKAGE (10mm x 14mm)**

**TABLE 2: PIN DESCRIPTION**

Symbol	Pin Name	Functions
A <sub>15</sub> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Flash Sector Erase A <sub>18</sub> -A <sub>12</sub> address lines will select the sector. A <sub>15</sub> -A <sub>0</sub> to provide flash address, A <sub>13</sub> -A <sub>0</sub> to provide SRAM addresses.
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Input/output	To output data during read cycles and receive input data during write cycles. Data is internally latched during a Flash Erase/Program cycle. The outputs are in tri-state when OE# or BES# and BEF# are high.
BES#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES# is low.
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the write operations.
V <sub>DD</sub>	Power Supply	To provide 3.0-3.6V supply (2.7-3.6V if no concurrent operation)
V <sub>SS</sub>	Ground	



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information

**TABLE 3: OPERATION MODES SELECTION**

Mode	BES#	BEF#	OE#	WE#	A9	DQ	Address
Flash Read	X	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>IN</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Flash Program	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>IN</sub>	D <sub>IN</sub>	A <sub>IN</sub>
Flash Erase	X	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X	X	Sector address, XXh for Bank Erase
SRAM Read	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>IN</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
SRAM Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>IN</sub>	D <sub>IN</sub>	A <sub>IN</sub>
Standby	V <sub>IHC</sub>	V <sub>IHC</sub>	X	X	X	High Z	X
Flash Write Inhibit	X	X	V <sub>IL</sub>	X	X	High Z/D <sub>OUT</sub>	X
	X	X	X	V <sub>IH</sub>	X	High Z/D <sub>OUT</sub>	X
	X	V <sub>IH</sub>	X	X	X	High Z/D <sub>OUT</sub>	X
Product Identification Hardware Mode	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub>	Manufacturer Code (00BF) Device Code (0119)	A <sub>15</sub> - A <sub>1</sub> = V <sub>IL</sub> , A <sub>0</sub> = V <sub>IL</sub> A <sub>15</sub> - A <sub>1</sub> = V <sub>IL</sub> , A <sub>0</sub> = V <sub>IH</sub>
Software Mode	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>IN</sub>	ID Code	See Table 4

355 PGM T3.2

**TABLE 4: SOFTWARE COMMAND SEQUENCE FOR FLASH MEMORY BANK**

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>(1)</sup>	Data	Addr <sup>(1)</sup>	Data								
Word Program	5555H	00AAH	2AAAH	0055H	5555H	00A0H	BA <sup>(3)</sup>	Data				
Sector Erase	5555H	00AAH	2AAAH	0055H	5555H	0080H	5555H	00AAH	2AAAH	0055H	SA <sub>x</sub> <sup>(2)</sup>	0030H
Bank Erase	5555H	00AAH	2AAAH	0055H	5555H	0080H	5555H	00AAH	2AAAH	0055H	5555H	0010H
Software ID Entry	5555H	00AAH	2AAAH	0055H	5555H	0090H						
Software ID Exit	5555H	00AAH	2AAAH	0055H	5555H	00F0H						

355 PGM T4.0

**Notes:**

- (1) Address format A<sub>14</sub>-A<sub>0</sub> (Hex), Addresses A<sub>15</sub> is a "Don't Care" for the Command sequence.
- (2) SA<sub>x</sub> for Sector Erase; uses A<sub>15</sub>-A<sub>12</sub> address lines
- (3) BA = Program Word address

**Notes for Software ID Entry Command Sequence**

- 1. With A<sub>15</sub>-A<sub>1</sub>=0; SST Manufacturer Code = BFH, is read with A<sub>0</sub> = 0,  
31LH103 Device Code = 0119H, is read with A<sub>0</sub> = 1.
- 2. The device does not remain in Software Product ID Mode if powered down.

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential .....	-0.5V to V <sub>DD</sub> + 0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential .....	-1.0V to V <sub>DD</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential .....	-0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C) .....	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds) .....	240°C
Output Short Circuit Current <sup>(1)</sup> .....	50 mA

**Note:** (1) Outputs shorted for no more than one second. No more than one output shorted at a time.



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory

## SST31LH103

### Advance Information

#### OPERATING RANGE

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0 °C to +70 °C	3.0-3.6V
Industrial	-40 °C to +85 °C	3.0-3.6V

#### AC CONDITIONS OF TEST

Input Rise/Fall Time .....	5 ns
Output Load .....	C <sub>L</sub> = 30 pF
See Figures 13 and 14	

**TABLE 5: DC OPERATING CHARACTERISTICS V<sub>DD</sub> = 3.0-3.6V**

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Units	
I <sub>DD</sub>	Power Supply Current				V <sub>DD</sub> = V <sub>DD</sub> Max, all DQs open, Address input = V <sub>IL</sub> /V <sub>IH</sub> , at f=1/T <sub>RC</sub> Min.
	Read				OE# = V <sub>IL</sub> , WE# = V <sub>IH</sub>
	Flash		15	mA	BEF# = V <sub>IL</sub> , BES# = V <sub>IH</sub>
	SRAM		20	mA	BEF# = V <sub>IH</sub> , BES# = V <sub>IL</sub>
	Concurrent Operation		30	mA	BEF# = V <sub>IH</sub> , BES# = V <sub>IL</sub>
	Write				OE# = V <sub>IH</sub> , WE# = V <sub>IL</sub>
	Flash		15	mA	BEF# = V <sub>IL</sub> , BES# = V <sub>IH</sub>
	SRAM		20	mA	BEF# = V <sub>IH</sub> , BES# = V <sub>IL</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		20	µA	V <sub>DD</sub> = V <sub>DD</sub> Max. BEF# = BES# = V <sub>IHC</sub>
I <sub>LI</sub>	Input Leakage Current		1	µA	V <sub>IN</sub> = GND to V <sub>DD</sub> , V <sub>DD</sub> = V <sub>DD</sub> Max.
I <sub>LO</sub>	Output Leakage Current		1	µA	V <sub>OUT</sub> = GND to V <sub>DD</sub> , V <sub>DD</sub> = V <sub>DD</sub> Max.
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> = V <sub>DD</sub> Min.
V <sub>IH</sub>	Input High Voltage	0.7V <sub>DD</sub>		V	V <sub>DD</sub> = V <sub>DD</sub> Max.
V <sub>IHC</sub>	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> = V <sub>DD</sub> Max.
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> = 100 µA, V <sub>DD</sub> = V <sub>DD</sub> Min.
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> = -100µA, V <sub>DD</sub> = V <sub>DD</sub> Min.
V <sub>H</sub>	Supervoltage for A <sub>9</sub> pin	11.4	12.6	V	BEF# = OE# = V <sub>IL</sub> , WE# = V <sub>IH</sub>
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub> pin		200	µA	BEF# = OE# = V <sub>IL</sub> , WE# = V <sub>IH</sub> , A <sub>9</sub> = V <sub>H</sub> Max.

355 PGM T5.2

**TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS**

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>(1)</sup>	Power-up to Read Operation	100	µs
T <sub>PU-WRITE</sub> <sup>(1)</sup>	Power-up to Write Operation	100	µs

355 PGM T6.0

**TABLE 7: CAPACITANCE (T<sub>a</sub> = 25 °C, f=1 Mhz, other pins open)**

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>(1)</sup>	I/O Pin Capacitance	V <sub>I/O</sub> = 0V	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	V <sub>IN</sub> = 0V	6 pF

355 PGM T7.0

**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information

**TABLE 8: RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103
V <sub>ZAP_HBM</sub> <sup>(1)</sup>	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V <sub>ZAP_MM</sub> <sup>(1)</sup>	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

355 PGM T8.0

**Note:** <sup>(1)</sup>This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

**TABLE 9: SRAM MEMORY BANK READ CYCLE TIMING PARAMETERS V<sub>DD</sub> = 3.0-3.6V**

Symbol	Parameter	SST31LH103-15		SST31LH103-25		Unit
		Min	Max	Min	Max	
T <sub>RC</sub>	Read Cycle Time	15		25		ns
T <sub>AA</sub>	Address Access Time		15		25	ns
T <sub>BE</sub>	Bank Enable Access Time		15		25	ns
T <sub>OE</sub>	Output Enable Access Time		7		12	ns
T <sub>BLZ</sub> <sup>(1)</sup>	BES# to Active Output	0		0		ns
T <sub>OLZ</sub> <sup>(1)</sup>	Output Enable to Active Output	0		0		ns
T <sub>BHZ</sub> <sup>(1)</sup>	BES# to High-Z Output		7		12	ns
T <sub>OHZ</sub> <sup>(1)</sup>	Output Disable to High-Z Output		7		12	ns
T <sub>OH</sub>	Output Hold from Address Change	0		0		ns

355 PGM T9.2

**Note:** <sup>(1)</sup> This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

**TABLE 10: SRAM MEMORY BANK WRITE CYCLE TIMING PARAMETERS V<sub>DD</sub> = 3.0-3.6V**

Symbol	Parameter	SST31LH103-15		SST31LH103-25		Unit
		Min	Max	Min	Max	
T <sub>WC</sub>	Write Cycle Time		15		25	ns
T <sub>BW</sub>	Bank Enable to End of Write	12		20		ns
T <sub>AW</sub>	Address Valid to End of Write	12		20		ns
T <sub>AS</sub>	Address Set-up Time	0		0		ns
T <sub>WP</sub>	Write Pulse Width	12		20		ns
T <sub>WR</sub>	Write recovery Time	0		0		ns
T <sub>OES</sub>	OE# High Setup Time	0		0		ns
T <sub>OEH</sub>	OE# High Hold Time	0		0		ns
T <sub>DS</sub>	Data Set-up Time	8		13		ns
T <sub>DH</sub>	Data Hold from Write Time	0		0		ns

355 PGM T10.2



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information

## AC CHARACTERISTICS

**TABLE 11: FLASH READ CYCLE TIMING PARAMETERS  $V_{DD} = 3.0-3.6V$**

Symbol	Parameter	Min	Max	Units
$T_{RC}$	Read Cycle time	35		ns
$T_{BE}$	Bank Enable Access Time		35	ns
$T_{AA}$	Address Access Time		35	ns
$T_{OE}$	Output Enable Access Time		15	ns
$T_{BLZ}^{(1)}$	BEF# Low to Active Output	0		ns
$T_{OLZ}^{(1)}$	OE# Low to Active Output	0		ns
$T_{BHZ}^{(1)}$	BEF# High to High-Z Output		10	ns
$T_{OHZ}^{(1)}$	OE# High to High-Z Output		10	ns
$T_{OH}^{(1)}$	Output Hold from Address Change	0		ns

355 PGM T11.1

**Note:** (1) This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.

**TABLE 12: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS  $V_{DD} = 3.0-3.6V$**


Symbol	Parameter	Min	Max	Units
$T_{BP}$	Word Program time		20	$\mu s$
$T_{AS}$	Address Setup Time	0		ns
$T_{AH}$	Address Hold Time	15		ns
$T_{BS}$	WE# and BEF# Setup Time	0		ns
$T_{BH}$	WE# and BEF# Hold Time	0		ns
$T_{OES}$	OE# High Setup Time	0		ns
$T_{OEH}$	OE# High Hold Time	10		ns
$T_{BP}$	BEF# Pulse Width	20		ns
$T_{WP}$	WE# Pulse Width	20		ns
$T_{WPH}$	WE# Pulse Width High	15		ns
$T_{BPH}$	BEF# Pulse Width High	15		ns
$T_{DS}$	Data Setup Time	20		ns
$T_{DH}$	Data Hold Time	0		ns
$T_{IDA}$	Software ID Access and Exit Time		150	ns
$T_{SE}$	Sector Erase		25	ms
$T_{SBE}$	Bank Erase		100	ms

355 PGM T12.1




# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information



355 ILL F02.1

FIGURE 2: SRAM READ CYCLE TIMING DIAGRAM




355 ILL F03.1

FIGURE 3: SRAM WRITE CYCLE TIMING DIAGRAM




# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information



355 ILL F18.1

FIGURE 4: FLASH READ CYCLE TIMING DIAGRAM



355 ILL F04.1

FIGURE 5: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information




FIGURE 6: BEF# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM





FIGURE 7: DATA# POLLING TIMING DIAGRAM




# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information



355 ILL F07.1

FIGURE 8: TOGGLE BIT TIMING DIAGRAM



355 ILL F08.2


Note: The device also supports BEF# controlled Sector Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See table 10)  
SA<sub>x</sub> = Sector Address

FIGURE 9: WE# CONTROLLED SECTOR ERASE TIMING DIAGRAM



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information



Note: The device also supports BEF# controlled Bank Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See table 10)

FIGURE 10: WE# CONTROLLED BANK ERASE TIMING DIAGRAM





FIGURE 11: SOFTWARE ID ENTRY AND READ



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information



355 ILL F10.0

FIGURE 12: SOFTWARE ID EXIT AND RESET




FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 14: A TEST LOAD EXAMPLE



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information





FIGURE 15: WORD PROGRAM ALGORITHM



355 ILL F14.0

FIGURE 16: WAIT OPTIONS



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information




FIGURE 17: SOFTWARE PRODUCT COMMAND FLOWCHARTS




FIGURE 18: ERASE COMMAND SEQUENCE



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information





FIGURE 19: CONCURRENT OPERATION FLOWCHART



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information



### SST31LH103 Valid combinations

SST31LH103-15-4C-WI      SST31LH103-15-4C-U1  
SST31LH103-15-4I-WI

SST31LH103-25-4C-WI      SST31LH103-25-4C-U1  
SST31LH103-25-4I-WI


**Example :** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

Advance Information

## PACKAGING DIAGRAMS



**40-PIN THIN SMALL OUTLINE PACKAGE (TSOP) 10MM X 14MM**

**SST PACKAGE CODE: WI**



# 1 Megabit Flash + 256 Kilobit SRAM ComboMemory SST31LH103

## SALES OFFICES SST Area Offices

Customer Service	(408) 523-7754
Northwest USA, Rocky Mtns. & West Canada	(408) 523-7661
Central & Southwest USA	(727) 771-8819
East USA & East Canada	(978) 356-3845
North America - Distribution	(941) 505-8893
Asia Pacific	(408) 523-7762
East Asia	(81) 45-471-1851
Europe	(44) 1932-230555
Northern Europe	(45) 3833-5000

## North American Sales Representatives

<b>Alabama</b> M-Squared, Inc. - Huntsville	(205) 830-0498
<b>Arizona</b> QuadRep, Inc.	(602) 839-2102
<b>California</b>	
Costar - Northern	(408) 946-9339
Falcon Sales & Technology - San Marcos	(760) 591-0504
Westar Rep Company, Inc. - Calabasas	(818) 880-0594
Westar Rep Company, Inc. - Irvine	(949) 453-7900
<b>Colorado</b> Lange Sales, Inc.	(303) 795-3600
<b>Florida</b>	
M-Squared, Inc. - Clearwater	(727) 669-2408
M-Squared, Inc. - Coral Springs	(954) 753-5314
M-Squared, Inc. - Longwood	(407) 682-6662
<b>Georgia</b> M-Squared, Inc. - Atlanta	(770) 447-6124
<b>Illinois</b>	
Oasis Sales Corporation - Northern	(847) 640-1850
Rush & West Associates - Southern	(314) 965-3322
<b>Indiana</b> Applied Data Management	(317) 257-8949
<b>Iowa</b> Rush & West Associates	(319) 398-9679
<b>Kansas</b> Rush & West Associates	(913) 764-2700
<b>Maryland</b> Nexus Technology Sales	(301) 663-4159
<b>Massachusetts</b> A/D Sales	(978) 851-5400
<b>Michigan</b> Applied Data Management	(734) 741-9292
<b>Minnesota</b> Cahill, Schmitz & Cahill	(651) 699-0200
<b>Missouri</b> Rush & West Associates	(314) 965-3322
<b>North Carolina</b>	
M-Squared, Inc. - Charlotte	(704) 522-1150
M-Squared, Inc. - Raleigh	(919) 848-4300
<b>New Jersey</b> Nexus Technology Sales	(201) 947-0151
<b>New Mexico</b> QuadRep, Inc.	(505) 332-2417
<b>New York</b>	
Nexus Technology Sales	(516) 843-0100
Reagan/Compar - Endwell	(607) 754-2171
Reagan/Compar - E. Rochester	(716) 218-4370
<b>Ohio</b>	
Applied Data Management - Cincinnati	(513) 579-8108
Applied Data Management - Cleveland	(440) 946-6812
<b>Oregon</b> Thorson Pacific, Inc.	(503) 293-9001
<b>Pennsylvania</b> Nexus Technology Sales	(215) 675-9600
<b>Texas</b>	
Technical Marketing, Inc. - Carrollton	(972) 387-3601
Technical Marketing, Inc. - Houston	(713) 783-4497
Technical Marketing, Inc. - Austin	(512) 343-6976
<b>Utah</b> Lange Sales, Inc.	(801) 487-0843
<b>Washington</b> Thorson Pacific, Inc.	(425) 603-9393
<b>Wisconsin</b> Oasis Sales Corporation	(414) 782-6660
<b>Canada</b>	
Electronics Sales Professionals - Ottawa	(613) 828-6881
Electronics Sales Professionals - Toronto	(905) 856-8448
Electronics Sales Professionals - Montreal	(514) 344-0420
Thorson Pacific, Inc. - B.C.	(604) 294-3999

## International Sales Representatives & Distributors

<b>Australia</b> ACD	(61) 3-762 7644
<b>Belgium</b> Memec Benelux	(32) 1540-0080
<b>China/Hong Kong</b>	
Actron Technology Co., Ltd. (HQ) Hong Kong	(852) 2727-3978
Actron Technology Co., Ltd. - Shanghai	(86) 21-6482-8021
Actron Technology Co., Ltd. - Shenzhen	(86) 755-376-2763
Actron Technology Co., Ltd. - Chengdu	(86) 28-553-2896
Actron Technology Co., Ltd. - Beijing	(86) 10-6261-0042
Actron Technology Co., Ltd. - Wuhan	(86) 27-8788-7226
Actron Technology Co., Ltd. - Xian	(86) 29-831-4585
MetaTech Limited (HQ) - Hong Kong	(852) 2421-2379
MetaTech Limited - Beijing	(86) 10-6858-2188
MetaTech Limited - Shanghai	(86) 21-6485-7530
MetaTech Limited - Chengdu	(86) 28-5577-415
MetaTech Limited - Fuzhou	(86) 591-378-1033
MetaTech Limited - Shenzhen	(86) 755-321-9726
Serial System Ltd. - Hong Kong	(852) 2950-0820
Serial System Ltd. - Chengdu	(86) 28-524-0208
Serial System Ltd. - Shanghai	(86) 21-6473-2080
Serial System Ltd. - Shenzhen	(86) 755-212-9076
<b>Denmark</b> C-88 AS	(45) 7010-4888
<b>Finland</b> Memec Finland Oy	(358) 9 350 8880
<b>France</b>	
A2M - Bron	(33) 4 72 37 0414
A2M - Sevres	(33) 1 46 23 7900
<b>Germany</b>	
Endrich Bauelemente	
Vertriebs GMBH - Bramstedt	(49) 4192-897910
Endrich Bauelemente	
Vertriebs GMBH - Nagold	(49) 7452-60070
<b>India</b>	
Team Technology - Bangalore	(91) 80-526-1102
Team Technology - Hyderabad	(91) 40-231130
Team Technology - New Delhi	(91) 11-220-5624
<b>Ireland</b> Curragh Technology	(353) 61 316116
<b>Israel</b> Spectec Electronics	(972) 3-6498404
<b>Italy</b> Carlo Gavazzi Cefra SpA	(39) 2-424-1471
<b>Japan</b>	
Asahi Electronics Co., Ltd. - Tokyo	(81) 3-3350-5418
Asahi Electronics Co., Ltd. - Kitakyushu	(81) 93-511-6471
Microtek, Inc. - Osaka	(81) 6-263-5080
Microtek, Inc. - Tokyo	(81) 3-5300-5515
Ryoden Trading Co., Ltd. - Osaka	(81) 6-6399-3443
Ryoden Trading Co., Ltd. - Tokyo	(81) 3-5396-6218
Silicon Technology Co., Ltd.	(81) 3-3795-6461
<b>Korea</b> Bigshine Korea Co., Ltd.	(82) 2-832-8881
<b>Malaysia</b>	
MetaTech (M) SDN BHD	(60) 4-658-4276
Serial System SDN BHD	(60) 4-657-0204
Serial System - Kuala Lumpur	(60) 3-737-1243
<b>Netherlands</b> Memec Benelux	(31) 40-265-9399
<b>Norway</b> Endrich Elektronikk AS	(47) 22 52 13 20
<b>Singapore</b>	
MetaTech (S) Pte Ltd.	(65) 748-4844
Serial System Ltd. (HQ)	(65) 280-0200
<b>South Africa</b> KH Distributors	(27) 11 845-5011
<b>Spain</b> Tekelec Espana S.A.	(34) 91 371-7768
<b>Sweden</b> Memec Scandinavia	(46) 8-459-7900
<b>Switzerland</b> Leading Technologies	(41) 27-721-7440/43
<b>Taiwan, R.O.C.</b>	
GCH-Sun Systems Co., Ltd. (GSS)	(886) 2-2555-0880
PCT Limited	(886) 2-2698-0098
Tonsam Corporation	(886) 2-2651-0011
<b>United Kingdom</b> Ambar Components, Ltd.	(44) 1296-397396

Revised 6-2-99