

## M68Z128

### 5V, 1 Mbit (128Kb x8) Low Power SRAM with Output Enable

PRELIMINARY DATA

- ULTRA LOW DATA RETENTION CURRENT
  - 10nA (typical)
  - 2.0µA (max)
- OPERATION VOLTAGE: 5V ±10%
- 128Kb x 8 VERY FAST SRAM with OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIMES: 55ns
- LOW VCC DATA RETENTION: 2V
- TRI-STATE COMMON I/O
- LOW ACTIVE and STANDBY POWER
- AUTOMATIC POWER-DOWN WHEN DESELECTED
- INTENDED FOR USE WITH ST ZEROPOWER AND TIMEKEEPER CONTROLLERS





Figure 1. Logic Diagram

#### DESCRIPTION

The M68Z128 is a 1 Mbit (1,048,576 bit) CMOS SRAM, organized as 131,072 words by 8 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 5V  $\pm$ 10% supply, and all inputs and outputs are TTL compatible.

Table 1.	Signal	Names
----------	--------	-------

A0-A16	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
E1	Chip Enable 1
E2	Chip Enable 2
G	Output Enable
W	Write Enable
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground



#### May 1999

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltages	–0.3 to V <sub>CC</sub> + 0.3	V
Vcc	Supply Voltage	-0.3 to 7.0	V
lo <sup>(3)</sup>	Output Current	20	mA
PD	Power Dissipation	1	W


 Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Notes: 1. Except for the rating "Operating Temperature Range" stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Up to a maximum operating  $V_{CC}$  of 5.5V only.

3. One output at a time, not to exceed 1 second duration.

Figure 2. TSOP Pin Connections



#### **DESCRIPTION** (cont'd)

This device has an automatic power-down feature, reducing the power consumption by over 99% when deselected.

The M68Z128 is available in TSOP32 (8 x 20mm) package.

#### **READ MODE**

The M68Z128 is in the Read mode whenever Write Enable ( $\overline{W}$ ) is High with Output Enable ( $\overline{G}$ ) Low, and both Chip Enables ( $\overline{E1}$  and E2) are asserted. This provides access to data from eight of the 1,048,576 locations in the static memory array, specified by the 17 address inputs. Valid data will be available at the eight output pins within tavQV after the last stable address, providing  $\overline{G}$  is Low,  $\overline{E1}$ is Low and E2 is High. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (tE1LQV, tE2HQV, or tGLQV) rather than the address. Data out may be indeterminate at tE1LQX, tE2HQX and tGLQX, but data lines will always be valid at tAVQV.

#### WRITE MODE

The M68Z128 is in the Write mode whenever the  $\overline{W}$  and  $\overline{E1}$  pins are Low, with E2 High. Either the Chip Enable inputs ( $\overline{E1}$  and E2) or the Write Enable input ( $\overline{W}$ ) must be de-asserted during Address transitions for subsequent write cycles. Write begins with the concurrence of both Chip Enables being active with  $\overline{W}$  low. Therefore, address setup time is referenced to Write Enable and both Chip Enables as tAVWL, tAVE1L and tAVE2H respectively, and is determined by the latter occurring edge.

The Write cycle can be terminated by the earlier rising edge of  $\overline{E1}$ ,  $\overline{W}$ , or the falling edge of E2.

If the Output is enabled ( $\overline{E1}$  = Low, E2 = High and  $\overline{G}$  = Low), then  $\overline{W}$  will return the outputs to high impedance within t<sub>WLQZ</sub> of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for t<sub>DVWH</sub> before the rising edge of Write Enable, or for t<sub>DVE1H</sub> before the rising edge of  $\overline{E1}$  or for t<sub>DVE2L</sub> before the

Á7/

#### Table 3. Operating Modes

Mode	E1	E2	W	G	DQ0-DQ7	Power
Read	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Hi-Z	Active
Read	VIL	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Data Output	Active
Write	VIL	VIH	VIL	Х	Data Input	Active
Deselect	ViH	Х	Х	Х	Hi-Z	Standby
Deselect	х	VIL	Х	х	Hi-Z	Standby

**Note**:  $X = V_{IH}$  or  $V_{IL}$ 

#### Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V


Note that Output  $\operatorname{Hi-Z}$  is defined as the point where data is no longer driven.

falling edge of E2, whichever occurs first, and remain valid for  $t_{WHDX}$ ,  $t_{E1HDX}$  or  $t_{E2LDX}$ .

#### **OPERATIONAL MODE**

The M68Z128 has a Chip Enable power down feature which invokes an automatic standby mode whenever either Chip Enable is de-asserted ( $\overline{E1}$  = High or E2 = Low). An Output Enable ( $\overline{G}$ ) signal provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs  $\overline{W}$ ,  $\overline{E1}$ , and E2 as summarized in the Operating Modes table.

#### Figure 4. AC Testing Load Circuit



#### Table 5. Capacitance <sup>(1)</sup> ( $T_A = 25 \circ C$ , f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance on all pins (except DQ)	$V_{IN} = 0V$		9	pF
C <sub>OUT</sub> <sup>(2)</sup>	Output Capacitance	$V_{OUT} = 0V$		9	pF

Notes: 1. Sampled only, not 100% tested

Outputs deselected

57

#### Figure 3. Block Diagram




Table 6. DC Characteristics (T<sub>A</sub> = 0 to 70 °C; V<sub>CC</sub> = 5V  $\pm$ 10%)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$			±1	μΑ
I <sub>CC1</sub> <sup>(1)</sup>	Supply Current	V <sub>CC</sub> = 5.5V, (-55)		30	70	mA
I <sub>CC2</sub> <sup>(2)</sup>	Supply Current (Standby) TTL	$V_{CC} = 5.5V, \overline{E1} = V_{IH} \text{ or}$ $E2 = V_{IL}, f = 0$		0.1	2	mA
ICC3 <sup>(3)</sup>	Supply Current (Standby) CMOS	$\label{eq:VCC} \begin{array}{l} V_{CC} = 5.5V, \ \overline{E1} \geq V_{CC} - 0.3V \\ \text{or } E2 \leq 0.3V, \ f=0 \end{array}$		0.4	20	μΑ
VIL	Input Low Voltage		-0.3		0.8	V
VIH	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4			V


57


Notes: 1. Average AC current, Outputs open, cycling at t<sub>AVAV</sub> minimum 2. All other Inputs at V<sub>IL</sub>  $\leq$  0.8V or V<sub>IH</sub>  $\geq$  2.2V 3. All other Inputs at V<sub>IL</sub>  $\leq$  0.3V or V<sub>IH</sub>  $\geq$  V<sub>CC</sub> - 0.3V

# Table 7. Read and Standby Modes AC Characteristics (T\_A = 0 to 70°C; V\_{CC} = 5V $\pm 10\%$ )

		M68	SZ128	
Symbol	Parameter	-55		Unit
		Min	Max	
t <sub>AVAV</sub>	Read Cycle Time	55		ns
t <sub>AVQV</sub> <sup>(1)</sup>	Address Valid to Output Valid		55	ns
t <sub>E1LQV</sub> <sup>(1)</sup>	Chip Enable 1 Low to Output Valid		55	ns
t <sub>E2HQV</sub> <sup>(1)</sup>	Chip Enable 2 High to Output Valid		55	ns
t <sub>GLQV</sub> <sup>(1)</sup>	Output Enable Low to Output Valid		20	ns
t <sub>E1LQX</sub> <sup>(3)</sup>	Chip Enable 1 Low to Output Transition	5		ns
t <sub>E2HQX</sub> <sup>(3)</sup>	Chip Enable 2 High to Output Transition	5		ns
t <sub>GLQX</sub> <sup>(3)</sup>	Output Enable Low to Output Transition	0		ns
t <sub>E1HQZ</sub> <sup>(2,3)</sup>	Chip Enable 1 High to Output Hi-Z		20	ns
t <sub>E2LQZ</sub> (2,3)	Chip Enable 2 Low to Output Hi-Z		20	ns
t <sub>GHQZ</sub> <sup>(2,3)</sup>	Output Enable High to Output Hi-Z		20	ns
t <sub>AXQX</sub> <sup>(1)</sup>	Address Transition to Output Transition	5		ns
t <sub>PU</sub>	Chip Enable 1 Low or Chip Enable 2 High to Power Up	0		ns
t <sub>PD</sub>	Chip Enable 1 High or Chip Enable 2 Low to Power Down		55	ns

Notes: 1. CL = 100pF (see Figure 4)
2. CL = 5pF (see Figure 4)
3. At any given temperature and voltage condition, telHoz + tezhoz is less than telLox and tezLox, teHoz is less than telLox for any given device.





#### **Note:** $\overline{E1}$ = Low, E2 = High, $\overline{G}$ = Low, $\overline{W}$ = High





Figure 6. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms

Figure 7. Standby Mode AC Waveforms



57

**Note:** Write Enable  $(\overline{W}) = High$ 

		M68	Z128		
Symbol	Parameter		55	Unit	
		Min	Max		
t <sub>AVAV</sub>	Write Cycle Time	55		ns	
t <sub>AVWL</sub>	Address Valid to Write Enable Low	0		ns	
t <sub>AVWH</sub>	Address Valid to Write Enable High	45		ns	
t <sub>AVE1H</sub>	Address Valid to Chip Enable 1 High	45		ns	
t <sub>AVE2L</sub>	Address Valid to Chip Enable 2 Low	45		ns	
t <sub>WLWH</sub>	Write Enable Pulse Width	45		ns	
t <sub>WHAX</sub>	Write Enable High to Address Transition	0		ns	
t <sub>WHDX</sub>	Write Enable High to Input Transition	0		ns	
t <sub>WHQX</sub> <sup>(2)</sup>	Write Enable High to Output Transition	5		ns	
$t_{WLQZ}$ <sup>(1,2)</sup>	Write Enable Low to Output Hi-Z		20	ns	
t <sub>AVE1L</sub>	Address Valid to Chip Enable 1 Low	0		ns	
t <sub>AVE2H</sub>	Address Valid to Chip Enable 2 High	0		ns	
t <sub>E1LE1H</sub>	Chip Enable 1 Low to Chip Enable 1 High	45		ns	
t <sub>E2HE2L</sub>	Chip Enable 2 High to Chip Enable 2 Low	45		ns	
t <sub>E1HAX</sub>	Chip Enable 1 High to Address Transition	0		ns	
t <sub>E2LAX</sub>	Chip Enable 2 Low to Address Transition	0		ns	
t <sub>DVWH</sub>	Input Valid to Write Enable High	25		ns	
t <sub>DVE1H</sub>	Input Valid to Chip Enable 1 High	25		ns	
t <sub>DVE2L</sub>	Input Valid to Chip Enable 2 Low	25		ns	

Table 8. Write Mode AC Characteristics (T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 5V  $\pm$ 10%)

 Note:
 1. C<sub>L</sub> = 5pF (see Figure 4)

 2. At any given temperature and voltage condition, t<sub>WHQX</sub> is less than t<sub>WLQZ</sub> for any given device.





Figure 8. Write Enable Controlled, Write AC Waveforms

**Note:** Output Enable  $(\overline{G}) = Low$ 





Notes: 1. Output Enable (G) = High 2. If E1 goes High or E2 goes Low simultaneously with W high, the output remains in a high-impedance state.


57

Table 9. Low V<sub>CC</sub> Data Retention Characteristics ( $T_A = 0$  to  $70^{\circ}C$ )


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ICCDR	Supply Current (Data Retention)	$V_{CC} = 3V, \overline{E1} \ge V_{CC} - 0.3V$ or $E2 \le 0.3V, f = 0$		0.01	2	μΑ
V <sub>DR</sub>	Supply Voltage (Data Retention)	$\overline{\text{E1}} \ge V_{\text{CC}} - 0.3 \text{V} \text{ or } \text{E2} \le 0.3 \text{V}, \text{ f} = 0$	2			V
t <sub>CDR</sub>	Chip Disable to Power Down	$\overline{E1} \ge V_{CC} - 0.3V$ or $E2 \le 0.3V$ , f = 0	0			ns
t <sub>ER</sub> <sup>(1)</sup>	Operation Recovery Time		t <sub>AVAV</sub>			ns

Note: 1. See Figure 10 for measurement points. Guaranteed but not tested. t<sub>AVAV</sub> is Read cycle time.

Figure 10. Low V<sub>CC</sub> Data Retention AC Waveforms



#### **ORDERING INFORMATION SCHEME**




For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.



Symb		mm			inches	
Gynno	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.007
A2		0.95	1.05		0.037	0.041
В		0.17	0.23		0.006	0.010
С		0.10	0.20		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
Е		7.80	8.20		0.307	0.323
е	0.50	-	-	0.020	-	-
L		0.40	0.60		0.016	0.024
α		0°	5°		0°	5°
N		32			32	
CP			0.10			0.004

TSOP32 - 32 lead Plastic Thin Small Outline (8 x 20mm)



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics © 1998 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

12/12

