

Features

- Fast Read Access Time - 120 ns
- Five Volt Only Reprogramming
- Page Program Operation
 - Single Cycle Reprogram (Erase and Program)
 - Internal Address and Data Latches for 64 Bytes
- Fast Program Cycle Times
 - Page (64 Byte) Program Time - 10 ms
 - Chip Erase Time - 10 ms
- Internal Program Control Timer
- Low Power Dissipation
 - 80 mA Active Current
 - 300 μ A CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Program Detection
- High Reliability CMOS Technology
 - 1000 Erase/Program Cycles
 - 10 Year Data Retention
- Single 5V \pm 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Full Military, Commercial, and Industrial Temperature Ranges
- Pin-Compatible with 29C010 and 29C512 for Easy System Upgrades

Description

The AT29C257 is a 5-volt-only in-system Programmable and Erasable Read Only Memory (PEROM). Its 256k of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is less than 300 μ A.

To allow for simple in-system reprogrammability, the AT29C257 does not require high input voltages for programming. Five volt only commands determine the operation of the device. Reading data out of the device is similar to reading from a static RAM. Reprogramming the AT29C257 is performed on a page basis; 64 bytes of data are loaded into the device and then simultaneously programmed. The contents of the entire device may be erased by using a six-byte software code (although erasure before programming is not needed).

During a reprogram cycle, the address locations and 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the page and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected a new access for a read, program or chip erase can begin.


Pin Configurations

Pin Name	Function
A0 - A14	Addresses
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect


Notes:

1. PLCC package pin 30 is a DON'T CONNECT.
2. To upgrade to the 1-Mbit 29C010, pin 3 is A15 and pin 2 is A16.

DIP Top View




PLCC and LCC Top View



256K (32K x 8)
5-Volt Only
CMOS
PEROM



Block Diagram



Device Operation

READ: The AT29C257 is accessed like a static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual line control gives designers flexibility in preventing bus contention.

BYTE LOAD: A byte load is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Byte loads are used to enter the 64 bytes of a page to be programmed or the software codes for data protection and chip erasure.

PROGRAM: The device is reprogrammed on a page basis. If a byte of data within a page is to be changed, data for the entire page must be loaded into the device. Any byte that is not loaded during the programming of its page will be erased to read FFh. Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on \overline{WE} (or \overline{CE}) within 150 μ s of the low to high transition of \overline{WE} (or \overline{CE}) of the preceding byte. If a high to low transition is not detected within 150 μ s of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of \overline{WE} (or \overline{CE}). A0 to A5 specify the byte address within the page. The bytes may be loaded in any order; sequential loading is not required.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C257. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the page program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C257 in the following ways: (a) Vcc sense—if Vcc is below 3.8 V (typical), the program function is inhibited. (b) Vcc power on delay—once Vcc has reached the Vcc sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer and may be ac-

continued on next page

Device Operation (Continued)

cessed by a hardware or software operation. For details, see Operating Modes or Software Product Identification.

DATA POLLING: The AT29C257 features $\overline{\text{DATA}}$ polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. $\overline{\text{DATA}}$ polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to $\overline{\text{DATA}}$ polling the AT29C257 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed,

I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

5-VOLT CHIP ERASE: The entire device may be erased at one time by using a six byte software code. The erase code consists of six byte load commands to specific address locations with specific data patterns. Once the code has been entered, the device will set each byte to the high state (FFh). After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required.

HIGH VOLTAGE CHIP ERASE: The contents of the entire device may be set to the high state by using an externally timed high voltage operation. $\overline{\text{OE}}$ is first raised to 12 volts with $\overline{\text{CE}}$ low and $\overline{\text{WE}}$ high; when $\overline{\text{WE}}$ is pulsed low for a minimum of 10 ms, the contents of the entire device is erased.

Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	-0.6V to +6.25V
All Output Voltages with Respect to Ground	-0.6V to $V_{CC} + 0.6V$
Voltage on $\overline{\text{OE}}$ with Respect to Ground	-0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Capacitance (f=1MHz T=25°C) ⁽¹⁾

	Typ	Max	Units	Conditions
C _{IN}	4	6	pF	V _{IN} = 0V
C _{OUT}	8	12	pF	V _{OUT} = 0V

Note: 4. This parameter is characterized and is not 100% tested.



T-46-13-26

D.C. and A.C. Operating Range

Operating Temperature (Case)	Com.	AT29C257-12	AT29C257-15	AT29C257-20	AT29C257-25
		0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Ind.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply		5V±10%	5V±10%	5V±10%	5V±10%

Operating Modes

Mode	\overline{CE}	\overline{OE}	\overline{WE}	AI	I/O
Read	V _{IL}	V _{IL}	V _{IH}	AI	DOUT
Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	AI	DIN
5V Chip Erase	V _{IL}	V _{IH}	V _{IL}	AI	
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	X	High Z
Write Inhibit	X	X	V _{IH}		
Write Inhibit	X	V _{IL}	X		
Output Disable	X	V _{IH}	X		High Z
High Voltage Chip Erase	V _{IL}	V _H ⁽³⁾	V _{IL}	X	High Z
Product Identification	V _{IL}	V _{IL}	V _{IH}	A1-A14 = V _{IL} , A9 = V _H , A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
				A1-A14 = V _{IL} , A9 = V _H , A0 = V _{IH}	Device Code ⁽⁴⁾

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to A.C. Programming Waveforms.

3. V_H = 12.0V ± 0.5V.

4. Manufacturer Code: 1F, Device Code: DC

D.C. Characteristics


Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}		10	μA
I _{LO}	Output Leakage Current	V _{I/O} = 0V to V _{CC}		10	μA
ISB1	V _{CC} Standby Current CMOS	\overline{CE} = V _{CC} -0.3V to V _{CC}		300	μA
ISB2	V _{CC} Standby Current TTL	\overline{CE} = 2.0V to V _{CC}		3	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA		50	mA
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage		2.0		V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4		V
V _{OH2}	Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V	4.2		V

T-46-13-26

A.C. Read Characteristics

Symbol	Parameter	AT29C257-12		AT29C257-15		AT29C257-20		AT29C257-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay		120		150		200		250	ns
$t_{CE}^{(1)}$	\overline{CE} to Output Delay		120		150		200		250	ns
$t_{OE}^{(2)}$	\overline{OE} to Output Delay	0	50	0	70	0	80	0	100	ns
$t_{DF}^{(3,4)}$	\overline{CE} or \overline{OE} to Output Float	0	40	0	50	0	55	0	60	ns
t_{OH}	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		0		0		ns


A.C. Read Waveforms




Notes:

- \overline{CE} may be delayed up to $t_{ACC} - t_{CE}$ after the address transition without impact on t_{ACC} .
- \overline{OE} may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of \overline{CE} without impact on t_{CE} or by $t_{ACC} - t_{OE}$ after an address change without impact on t_{ACC} .
- t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L = 5pF$).
- This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level




Output Test Load




A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
t_{AS}, t_{OES}	Address, \overline{OE} Set-up Time	0		ns
t_{AH}	Address Hold Time	50		ns
t_{CS}	Chip Select Set-up Time	0		ns
t_{CH}	Chip Select Hold Time	0		ns
t_{WP}	Write Pulse Width (\overline{WE} or \overline{CE})	120		ns
t_{DS}	Data Set-up Time	50		ns
t_{DH}, t_{OEH}	Data, \overline{OE} Hold Time	0		ns
t_{WC}	Write Cycle Time		10	ms

A.C. Byte Load Waveforms- \overline{WE} Controlled



A.C. Byte Load Waveforms- \overline{CE} Controlled




T-46-13-26

Program Cycle Characteristics


Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	120		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	100		ns

Program Cycle Waveforms



Notes: A6 through A14 must specify the page address during each high to low transition of \overline{WE} (or \overline{CE}).
 \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.
 All bytes that are not loaded within the page being programmed will be erased to FF.

High Voltage Chip Erase Waveforms




$t_S = 5\mu\text{sec (min.)}$
 $t_W = t_H = 10\text{msec (min.)}$
 $V_H = 12.0V \pm 0.5V$




T-46-13-26

Software Data Protection Enable Algorithm ⁽¹⁾




Software Data Protection Disable Algorithm ⁽¹⁾



Notes for software program code:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. Data Protect state will be activated at end of program cycle.
3. Data Protect state will be deactivated at end of program period.
4. 64 bytes of data must be loaded.

Software Protected Program Cycle Waveform




- Notes:
- A6 through A14 must specify the page address during each high to low transition of \overline{WE} (or \overline{CE}) after the software code has been entered.
 - \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.
 - All bytes that are not loaded within the page being programmed will be erased to FF.


Chip Erase Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{WC}	Write Cycle Time		10	ms
t _{AS}	Address Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{WP}	Write Pulse Width	120		ns
t _{BLC}	Byte Load Cycle Time		150	μs
t _{WPH}	Write Pulse Width High	100		ns

Chip Erase Cycle Waveforms



Note: \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

Chip Erase Software Algorithm⁽¹⁾

Notes for software erase code:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. DATA polling may be used to determine the end of the erase cycle by checking any address for data equal to FF.
3. After loading the six byte code, no byte loads are allowed until the completion of the erase cycle. The erase cycle will time itself to completion within t_{WC}.




Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OE}	\overline{OE} Hold Time	10			ns
t _{OE}	\overline{OE} to Output Delay			100	ns
t _{WR}	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t _{DH}	Data Hold Time	0			ns
t _{OE}	\overline{OE} Hold Time	10			ns
t _{OE}	\overline{OE} to Output Delay			100	ns
t _{OEHP}	\overline{OE} High Pulse	150			ns
t _{WR}	Write Recovery Time	0			ns



Note: 1. These parameters are characterized and not 100% tested.

Toggle Bit Waveforms



Notes:

1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.




**Software Product
Identification Entry** ⁽¹⁾**Software Product
Identification Exit** ⁽¹⁾

Notes for software product identification:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. A1 - A14 = V_{IL}.
Manufacture Code is read for A0 = V_{IL};
Device Code is read for A0 = V_{IH}.
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.



T-46-13-26

NORMALIZED SUPPLY CURRENT vs.
TEMPERATURENORMALIZED SUPPLY CURRENT vs.
SUPPLY VOLTAGENORMALIZED SUPPLY CURRENT vs.
ADDRESS FREQUENCY

AT29C257

T-46-13-26

Ordering Information

tACC (ns)	Icc (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
120	80	0.3	AT29C257-12DC AT29C257-12JC AT29C257-12LC AT29C257-12PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
			AT29C257-12DI AT29C257-12JI AT29C257-12LI AT29C257-12PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C257-12DM	32D6	Military (-55°C to 125°C)
			AT29C257-12DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	80	0.3	AT29C257-15DC AT29C257-15JC AT29C257-15LC AT29C257-15PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
			AT29C257-15DI AT29C257-15JI AT29C257-15LI AT29C257-15PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C257-15DM	32D6	Military (-55°C to 125°C)
			AT29C257-15DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	80	0.3	AT29C257-20DC AT29C257-20JC AT29C257-20LC AT29C257-20PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
			AT29C257-20DI AT29C257-20JI AT29C257-20LI AT29C257-20PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)
			AT29C257-20DM	32D6	Military (-55°C to 125°C)
			AT29C257-20DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	80	0.3	AT29C257-25DC AT29C257-25JC AT29C257-25LC AT29C257-25PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)
			AT29C257-25DI AT29C257-25JI AT29C257-25LI AT29C257-25PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)

Ordering Information


tACC (ns)	ICC (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
250	80	0.3	AT29C257-25DM	32D6	Military (-55°C to 125°C)
			AT29C257-25DM/883	32D6	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type	
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Packaging Information

T-90-20

**32P6, 32 Lead, 0.600" Wide,
Plastic Dual Inline Package (PDIP)
Dimensions in Inches and (Millimeters)**



32T, 32 Lead, Thin Small Outline Package (TSOP)
Dimensions in Inches and (Millimeters)

