



16-Bit, Single Channel DIGITAL-TO-ANALOG CONVERTER With Internal Reference and Parallel Interface

FEATURES

- LOW POWER: 150mW Maximum
- +10V INTERNAL REFERENCE
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 5 μ s to $\pm 0.003\%$ FSR
- 16-BIT MONOTONICITY, -40°C TO $+85^{\circ}\text{C}$
- $\pm 10\text{V}$, $\pm 5\text{V}$ OR $+10\text{V}$ CONFIGURABLE VOLTAGE OUTPUT
- RESET TO MIN-SCALE OR MID-SCALE
- DOUBLE-BUFFERED DATA INPUT
- INPUT REGISTER DATA READBACK
- SMALL LQFP-48 PACKAGE
- SUPPORTS TRANSPARENT DATA INPUT OPERATION


APPLICATIONS

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS

DESCRIPTION

The DAC7742 is a 16-bit Digital-to-Analog Converter (DAC) that provides 16 bits of monotonic performance over the specified operating temperature range and offers a +10V, low-drift internal reference. Designed for automatic test equipment and industrial process control applications, the DAC7742 output swing can be configured in a $\pm 10\text{V}$, $\pm 5\text{V}$, or $+10\text{V}$ range. The flexibility of the output configuration allows the DAC7742 to provide both unipolar and bipolar operation by pin strapping. The DAC7742 includes a high-speed output amplifier with a maximum settling time of 5 μ s to $\pm 0.003\%$ FSR for a 20V full-scale change and only consumes 100mW (typical) of power.

The DAC7742 features a standard 16-bit parallel interface with double buffering to allow asynchronous updates of the analog output, and data read-back to support data integrity verification prior to an update. A user-programmable reset control allows the DAC output to reset to min-scale (FFFF_H) or mid-scale (7FFF_H) overriding the DAC register values. The DAC7742 is available in an LQFP-48 package and three performance grades specified to operate from -40°C to $+85^{\circ}\text{C}$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | |
|--------------------------------------|--------------------------|
| V_{CC} to V_{SS} | -0.3V to +32V |
| V_{CC} to AGND | -0.3V to +16V |
| V_{SS} to AGND | -16V to +0.3V |
| AGND to DGND | -0.3V to +0.3V |
| REF _{IN} to AGND | -9V to +11V |
| V_{DD} to DGND | 0V to $V_{CC} - 1.4V$ |
| Digital Input Voltage to DGND | -0.3V to $V_{DD} + 0.3V$ |
| Digital Output Voltage to DGND | -0.3V to $V_{DD} + 0.3V$ |
| Operating Temperature Range | -40°C to +85°C |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | +150°C |

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

| PRODUCT | LINEARITY ERROR (LSB) | DIFFERENTIAL NONLINEARITY (LSB) | PACKAGE-LEAD | PACKAGE DESIGNATOR ⁽¹⁾ | SPECIFIED TEMPERATURE RANGE | ORDERING NUMBER | PACKAGE MARKING | TRANSPORT MEDIA, QUANTITY |
|--------------|-----------------------|---------------------------------|--------------|-----------------------------------|-----------------------------|-------------------------------|-----------------|---|
| DAC7742 " | ±6 " | ±4 " | LQFP-48 " | PT " | -40°C to +85°C " | DAC7742Y/250 DAC7742Y/2K | DAC7742Y " | Tape and Reel, 250 Tape and Reel, 2000 |
| DAC7742 " | ±4 " | ±2 " | LQFP-48 " | PT " | -40°C to +85°C " | DAC7742YB/250 DAC7742YB/2K | DAC7742YB " | Tape and Reel, 250 Tape and Reel, 2000 |
| DAC7742 " | ±3 " | ±1 " | LQFP-48 " | PT " | -40°C to +85°C " | DAC7742YC/250 DAC7742YC/2K | DAC7742YC " | Tape and Reel, 250 Tape and Reel, 2000 |

NOTE: (1) For the most current specifications and package information refer to our web site at www.ti.com.

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +15V$, $V_{SS} = -15V$, $V_{DD} = +5V$, Internal reference enabled, unless otherwise noted.

| PARAMETER | CONDITIONS | DAC7742Y | | | DAC7742YB | | | DAC7742YC | | | UNITS |
|--|--|------------------------------------|---|---|------------------------------------|------------------------------|---|----------------------------|-----------------------------|--|--|
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | |
| ACCURACY Linearity Error (INL) Differential Linearity Error (DNL) Monotonicity Offset Error Offset Error Drift Gain Error Gain Error Drift PSRR (V_{CC} or V_{SS}) | $T_A = 25^\circ C$ With Internal REF With External REF With Internal REF At Full-Scale | 14 | ±2 | ±6 ±5 ±4 ±0.1 ±0.4 ±0.25 ±15 50 200 | 15 | * | ±4 ±3 ±2 * ±0.25 ±0.1 ±10 * * | 16 | * | ±3 ±2 ±1 * ±0.2 * ±7 * * | LSB LSB LSB Bits % of FSR ppm/°C % of FSR % of FSR ppm/°C ppm/V |
| ANALOG OUTPUT⁽¹⁾ Voltage Output ⁽²⁾ Output Current Output Impedance Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration | +11.4/-4.75 +11.4/-11.4 +11.4/-6.4 AGND | ±5 | 0 to 10 ±10 ±5 0.1 200 ±15 Indefinite | | * | * | * | * | * | * | V V V mA Ω pF mA |
| REFERENCE Reference Output REF _{OUT} Impedance REF _{OUT} Voltage Drift REF _{OUT} Voltage Adjustment ⁽³⁾ REF _{IN} Input Range ⁽⁴⁾ REF _{IN} Input Current REFADJ Input Range REFADJ Input Impedance V _{REF} Output Current V _{REF} Impedance | Absolute Max Value that can be applied is V_{CC} | 9.96 ±25 4.75 0 -2 | 10 400 ±15 10 50 1 | 10.04 $V_{CC} - 1.4$ 10 +2 | 9.975 * * * * * | * * ±10 * * * | 10.025 * * * * * | * * * * * * | * * ±7 * * * | * * * * * * | V Ω ppm/°C mV V nA V kΩ mA Ω |

ELECTRICAL CHARACTERISTICS (Cont.)


All specifications at $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +15V$, $V_{SS} = -15V$, $V_{DD} = +5V$, Internal reference enabled, unless otherwise noted.

| PARAMETER | CONDITIONS | DAC7742Y | | | DAC7742YB | | | DAC7742YC | | | UNITS |
|---|---|--------------------|----------|--------------------|-----------|-----|-----|-----------|-----|-----|-----------------------------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | |
| DYNAMIC PERFORMANCE | | | | | | | | | | | |
| Settling Time to $\pm 0.003\%$ | 20V Output Step $R_L = 5k\Omega$, $C_L = 200pF$, with external REF_{OUT} to REF_{IN} filter ⁽⁵⁾ | | 3 | 4 | | * | * | | * | * | μs |
| Digital Feedthrough Output Noise Voltage | at 10kHz | | 2 100 | | | * | * | | * | * | $\frac{nV \cdot s}{nV/\sqrt{Hz}}$ |
| DIGITAL INPUT | | | | | | | | | | | |
| V_{IH} | $ I_{IH} < 10\mu A$ | $0.7 \cdot V_{DD}$ | | $0.3 \cdot V_{DD}$ | * | | | * | | | V |
| V_{IL} | $ I_{IL} < 10\mu A$ | | | | | | * | | | * | V |
| Input Coding | | See Table III | | | | * | | | * | | |
| DIGITAL OUTPUT | | | | | | | | | | | |
| V_{OH} | $I_{OH} = -0.8mA$ | 3.6 | | | * | | | * | | | V |
| V_{OL} | $I_{OL} = 1.6mA$ | | | 0.4 | | | * | | | * | V |
| POWER SUPPLY | | | | | | | | | | | |
| V_{DD} | Bipolar Operation Unipolar Operation | +4.75 | +5.0 | +5.25 | * | * | * | * | * | * | V |
| V_{CC} | | +11.4 | | +15.75 | * | | * | * | | * | V |
| V_{SS} | | -15.75 | | -11.4 | * | | * | * | | * | V |
| | | -15.75 | | -4.75 | * | | * | * | | * | V |
| I_{DD} | Unloaded | | 100 | | | * | | | * | | μA |
| I_{CC} | | | 4 | 6 | | * | * | | * | * | mA |
| I_{SS} | | -4 | -2.5 | | * | * | | * | * | | mA |
| Power | | | 85 | | | * | | | * | | mW |
| | No Load, Ext. Reference | | 100 | 150 | | * | * | | * | * | mW |
| | No Load, Int. Reference | | | | | * | * | | * | * | mW |
| TEMPERATURE RANGE | | | | | | | | | | | |
| Specified Performance | | -40 | | +85 | * | | * | * | | * | $^{\circ}C$ |

* Specifications same as DAC7742Y.

NOTES: (1) With minimum V_{CC}/V_{SS} requirements, internal reference enabled. (2) Please refer to the "Theory of Operation" section for more information with respect to output voltage configurations. (3) See Figure 7 for gain and offset adjustment connection diagrams when using the internal reference. (4) The minimum value for REF_{IN} must be equal to the greater of $V_{SS} + 14V$ and $+4.75V$, where $+4.75V$ is the minimum voltage allowed. (5) Reference low-pass filter values: $100k\Omega$, $1.0\mu F$ (See Figure 10).

PIN CONFIGURATION




PIN DESCRIPTIONS


| PIN | NAME | DESCRIPTION | PIN | NAME | DESCRIPTION |
|-----|---------------------|---|-----|--------------------|--|
| 1 | NC | No Connection | 28 | DB8 | Data Bit 8 |
| 2 | V _{SS} | Negative Analog Power Supply | 29 | DB9 | Data Bit 9 |
| 3 | V _{CC} | Positive Analog Power Supply | 30 | DB10 | Data Bit 10 |
| 4 | V _{REF} | Buffered Output from REF _{IN} ; can be used to drive external devices. Internally, this pin directly drives the DAC's circuitry. | 31 | DB11 | Data Bit 11 |
| 5 | R _{OFFSET} | Offsetting Resistor | 32 | DB12 | Data Bit 12 |
| 6 | AGND | Analog Ground (Must be tied to analog ground.) | 33 | DB13 | Data Bit 13 |
| 7 | AGND | Analog Ground (Must be tied to analog ground.) | 34 | DB14 | Data Bit 14 |
| 8 | RFB2 | Feedback Resistor 2, used to configure DAC output range. | 35 | DB15 | Data Bit 15 (MSB) |
| 9 | RFB1 | Feedback Resistor 1, used to configure DAC output range. | 36 | NC | No Connection |
| 10 | SJ | Summing Junction of the Output Amplifier | 37 | DGND | Digital Ground |
| 11 | V _{OUT} | DAC Voltage Output | 38 | V _{DD} | Digital Power Supply |
| 12 | NC | No Connection | 39 | R _{ST} | V _{OUT} reset; active LOW, depending on the state of RSTSEL, the DAC register is either reset to mid-scale or min-scale. |
| 13 | NC | No Connection | 40 | LDAC | DAC register load control, active LOW. Data is loaded from the input register to the DAC register. |
| 14 | NC | No Connection | 41 | CS | Chip Select, Active LOW |
| 15 | NC | No Connection | 42 | R/W | Enabled by CS, controls data read (HIGH) and write (LOW) from or to the input register. |
| 16 | DB0 | Data Bit 0 (LSB) | 43 | RSTSEL | Reset Select; determines the action of RST. If HIGH, RST will reset the DAC register to mid-scale. If LOW, RST will reset the DAC register to min-scale. |
| 17 | DB1 | Data Bit 1 | 44 | REFEN | Enables internal +10V reference (REF _{OUT}), active LOW. |
| 18 | DB2 | Data Bit 2 | 45 | REF _{OUT} | Internal Reference Output |
| 19 | DB3 | Data Bit 3 | 46 | REFADJ | Internal Reference Trim. (Acts as a gain adjustment input when the internal reference is used.) |
| 20 | DB4 | Data Bit 4 | 47 | REF _{IN} | Reference Input |
| 21 | DB5 | Data Bit 5 | 48 | NC | No Connection |
| 22 | DB6 | Data Bit 6 | | | |
| 23 | NC | No Connection | | | |
| 24 | NC | No Connection | | | |
| 25 | NC | No Connection | | | |
| 26 | TEST | Reserved, Connect to DGND | | | |
| 27 | DB7 | Data Bit 7 | | | |

TIMING DIAGRAMS


DATA WRITE CYCLE



READ CYCLE



RESET TIMING









TIMING CHARACTERISTICS

| PARAMETER | DESCRIPTION | DAC7742Y | | | UNITS |
|---------------|---|----------|-----|-----|---------|
| | | MIN | TYP | MAX | |
| READ | | | | | |
| t_{RCS} | \overline{CS} LOW for Read | 90 | | | ns |
| t_{RDS} | $\overline{R/\overline{W}}$ HIGH to \overline{CS} LOW | 10 | | | ns |
| t_{RDH} | $\overline{R/\overline{W}}$ HIGH After \overline{CS} HIGH | 10 | | | ns |
| t_{DZ} | \overline{CS} HIGH to Data Bus High Impedance | 10 | | 70 | ns |
| t_{CSD} | \overline{CS} LOW to Data Bus Valid | | 70 | 100 | ns |
| WRITE | | | | | |
| t_{WS} | $\overline{R/\overline{W}}$ LOW to \overline{CS} LOW | 10 | | | ns |
| t_{WH} | $\overline{R/\overline{W}}$ LOW After \overline{CS} HIGH | 10 | | | ns |
| t_{WCS} | \overline{CS} LOW for Write | 25 | | | ns |
| t_{LWD} | \overline{LDAC} LOW for Write | 20 | | | ns |
| t_{LS} | \overline{CS} LOW to \overline{LDAC} HIGH for Direct Update | 30 | | | ns |
| t_{LH} | \overline{CS} LOW After \overline{LDAC} HIGH | 0 | | | ns |
| t_{DS} | Data Valid to \overline{CS} LOW | 0 | | | ns |
| t_{DH} | Data Valid After \overline{CS} HIGH | 20 | | | ns |
| RESET | | | | | |
| t_{RSS} | \overline{RST} LOW | 30 | | | ns |
| t_{SS} | RSTSEL Valid Before \overline{RST} LOW | 0 | | | ns |
| t_{SH} | RSTSEL Valid After \overline{RST} HIGH | 10 | | | ns |
| ANALOG | | | | | |
| t_S | Voltage Output Settling Time | | | 5 | μ s |







TYPICAL CHARACTERISTICS

$T_A = +25^\circ\text{C}$ (unless otherwise noted).









TYPICAL CHARACTERISTICS (Cont.)

$T_A = +25^\circ\text{C}$ (unless otherwise noted).









TYPICAL CHARACTERISTICS (Cont.)

$T_A = +25^\circ\text{C}$ (unless otherwise noted).



TYPICAL CHARACTERISTICS (Cont.)


$T_A = +25^\circ\text{C}$ (unless otherwise noted).




TYPICAL CHARACTERISTICS (Cont.)

$T_A = +25^\circ\text{C}$ (unless otherwise noted).


UNIPOLAR FULL-SCALE SETTLING TIME




BIPOLAR FULL-SCALE SETTLING TIME




MID-SCALE GLITCH



MID-SCALE GLITCH



DIGITAL FEEDTHROUGH



THEORY OF OPERATION

The DAC7742 is a voltage output, 16-bit DAC with a +10V built-in internal reference. The architecture is an R-2R ladder configuration with the three MSBs segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 1. The output buffer is designed to allow user-configurable output adjustments giving the DAC7742 output voltage ranges of 0V to +10V, -5V to +5V, or -10V to +10V. Please refer to Figures 2, 3, and 4 for pin configuration information.

The digital input is a parallel word made up of the 16-bit DAC code and is loaded into the DAC register using the $\overline{\text{LDAC}}$ input pin. The converter can be powered from $\pm 12\text{V}$ to $\pm 15\text{V}$ dual analog supplies and a +5V logic supply. The device offers a reset function, which immediately sets the DAC output voltage and DAC register to min-scale (code FFFF_H) or mid-scale (code 7FFF_H). The data I/O and reset functions are discussed in more detail in the following sections.




FIGURE 1. DAC7742 Architecture.




FIGURE 2. Basic Operation: $V_{\text{OUT}} = 0\text{V}$ to +10V.




FIGURE 3. Basic Operation: $V_{OUT} = -5V$ to $+5V$.




FIGURE 4. Basic Operation: $V_{OUT} = -10V$ to $+10V$.

ANALOG OUTPUTS

The output amplifier can swing to within 1.4V of the supply rails, specified over the -40°C to $+85^{\circ}\text{C}$ temperature range. This allows for a $\pm 10\text{V}$ DAC voltage output operation from $\pm 12\text{V}$ supplies with a typical 5% tolerance.

When the DAC7742 is configured for a unipolar, 0V to 10V output, a negative voltage supply is required. This is due to internal biasing of the output stage. Please refer to the "Electrical Characteristics" table for more information.

The minimum and maximum voltage output values are dependent upon the output configuration implemented and reference voltage applied to the DAC7742. Please note that V_{SS} (the negative power supply) must be in the range of -4.75V to -15.75V for unipolar operation. The voltage on V_{SS} sets several bias points within the converter and is required in all modes of operation. If V_{SS} is not in one of these two configurations, the bias values may be in error and proper operation of the device is not ensured.

Supply sequence is important in establishing correct startup of the DAC.

The digital supply (V_{DD}) needs to establish correct bias conditions before the analog supplies (V_{CC} , V_{SS}) are brought up. If the digital supply cannot be brought up first, it must come up before either analog supply (V_{CC} or V_{SS}), with the preferred sequence of: V_{SS} (device substrate), V_{DD} , and then V_{CC} .

REFERENCE INPUTS

The DAC7742 provides a built-in $+10\text{V}$ voltage reference and on-chip buffer to allow external component reference drive. To use the internal reference, REFEN must be LOW, enabling the reference circuitry of the DAC7742 (as shown in Table I) and the REF_{OUT} pin must be connected to REF_{IN} . This is the input to the on-chip reference buffer. The buffer's output is provided

| REFEN | ACTION |
|-------|---|
| 1 | Internal Reference disabled; $\text{REF}_{\text{OUT}} = \text{High Impedance}$ |
| 0 | Internal Reference enabled; $\text{REF}_{\text{OUT}} = +10\text{V}$ |

TABLE I. REFEN Action.

at the V_{REF} pin. In this configuration, V_{REF} is used to setup the DAC7742 output amplifier into one of three voltage output modes as discussed earlier. V_{REF} can also be used to drive other system components requiring an external reference.

The internal reference of the DAC7742 can be disabled when use of an external reference is desired. When using an external reference, the reference input, REF_{IN} , can be any voltage between 4.75V (or $V_{SS} + 14\text{V}$, whichever is greater) and $V_{CC} - 1.4\text{V}$.

DIGITAL INTERFACE

Table III shows the data format for the DAC7742 and Table II illustrates the basic control logic of the device. The interface consists of a chip select input ($\overline{\text{CS}}$), read/write control input ($\text{R}/\overline{\text{W}}$), data inputs (DB0-DB15), and a load DAC input ($\overline{\text{LDAC}}$). An asynchronous reset input ($\overline{\text{RST}}$) which is active LOW, is provided to simplify start-up conditions, periodic resets, or emergency resets to a known state, depending on the status of the reset select (RSTSEL) signal. The DAC code is provided via a 16-bit parallel interface, as shown in Table II. The input word makes up the DAC code to be loaded into the data input register of the device. The data is latched into the input register on rising $\overline{\text{CS}}$ and is loaded into the DAC register upon reception of a LOW level on the $\overline{\text{LDAC}}$ input. This action updates the analog output, V_{OUT} , to the desired value. $\overline{\text{LDAC}}$ inputs of multiple DAC7742s can be connected when a synchronized update of numerous DAC outputs is desired. Please refer to the timing section for more detailed data I/O information.

| DIGITAL INPUT | ANALOG OUTPUT | |
|---------------|---|---|
| | Unipolar Configuration | Bipolar Configuration |
| | Complementary Straight Binary | Complementary Offset Binary |
| 0xFFFF | Zero (0V) | –Full-Scale ($-V_{\text{REF}}$ or $-V_{\text{REF}}/2$) |
| 0xFFFE | Zero + 1LSB | –Full-Scale + 1LSB |
| : | : | : |
| 0x7FFF | 1/2 Full-Scale | Bipolar Zero |
| 0x7FFE | 1/2 Full-Scale + 1LSB | Bipolar Zero + 1LSB |
| : | : | : |
| 0x0000 | Full-Scale ($V_{\text{REF}} - 1\text{LSB}$) | +Full-Scale ($+V_{\text{REF}} - 1\text{LSB}$ or $+V_{\text{REF}}/2 - 1\text{LSB}$) |

TABLE III. DAC7742 Data Format.

| CONTROL STATUS | | | | | COMMAND | | |
|----------------|----|-----|--------|------|--------------------|--------------------|--|
| R/W | CS | RST | RSTSEL | LDAC | Input Register | DAC Register | Mode |
| L | L | H | X | H | Write | Hold | Write Data to Input Register |
| X | H | H | X | L | Hold | Write | Update DAC Register with Data from Input Register |
| L | L | H | X | L | Transparent | Write | Write DAC Register Directly from Data Bus |
| H | L | H | X | H, L | Read | Hold | Read Data in Input Register |
| X | H | H | X | H | Hold | Hold | No Change |
| X | X | L | L | X | Reset to Min-Scale | Reset to Min-Scale | Reset to Input and DAC Register (FFFF_{H}) Min-Scale |
| X | X | L | H | X | Reset to Mid-Scale | Reset to Mid-Scale | Reset to Input and DAC Register (7FFF_{H}) Mid-Scale |

TABLE II. DAC7742 Logic Truth Table.

DAC RESET

The $\overline{\text{RST}}$ and RSTSEL inputs control the reset of the analog output. The reset command is level triggered by a LOW signal on $\overline{\text{RST}}$. Once $\overline{\text{RST}}$ is LOW, the DAC output will begin settling to the mid-scale or min-scale code depending on the state of the RSTSEL input. A HIGH value on RSTSEL will cause V_{OUT} to reset to the mid-scale code (7FFF_{H}) and a LOW value will reset V_{OUT} to min-scale (FFFF_{H}). A change in the state of the RSTSEL input while $\overline{\text{RST}}$ is LOW will cause a corresponding change in the reset command selected internally and consequently change the output value of V_{OUT} of the DAC. Note that a valid reset signal also resets the input register of the DAC to the value specified by the state of RSTSEL .

GAIN AND OFFSET CALIBRATION

The architecture of the DAC7742 is designed in such a way as to allow for easily configurable offset and gain calibration using a minimum of external components. The DAC7742 has built-in feedback resistors and output amplifier summing points brought out of the package in order to make the absolute calibration possible. Figures 5 and 6 illustrate the relationship of offset and gain adjustments for the DAC7742 in a unipolar configuration and in a bipolar configuration, respectively.

When calibrating the DAC's output, offset should be adjusted first to avoid 1st-order interaction of adjustments. In unipolar mode, the DAC7742's offset is adjusted from code FFFF_{H} and for either bipolar mode, offset adjustments are made at code 7FFF_{H} . Gain adjustment can then be made at code 0000_{H} for each configuration, where the output of the DAC should be at $+10\text{V}$ for the 0V to $+10\text{V} - 1\text{LSB}$ or $\pm 10\text{V}$ output range and $+5\text{V} - 1\text{LSB}$ for the $\pm 5\text{V}$ output range. Figure 7 shows the generalized external offset and gain adjustment circuitry using potentiometers.




FIGURE 5. Relationship of Offset and Gain Adjustments for $V_{\text{OUT}} = 0\text{V}$ to $+10\text{V}$ Output Configuration.




FIGURE 6. Relationship of Offset and Gain Adjustments for $V_{\text{OUT}} = -10\text{V}$ to $+10\text{V}$ Output Configuration. (Same Theory Applies for $V_{\text{OUT}} = -5\text{V}$ to $+5\text{V}$.)




FIGURE 7. Generalized External Calibration Circuitry for Gain and Symmetrical Offset Adjustment.

OFFSET ADJUSTMENT

Offset adjustment is accomplished by introducing a small current into the summing junction (SJ) of the DAC7742. The voltage at SJ, or V_{SJ} , is dependent on the output configuration of the DAC7742. Table IV shows the required pin strapping for a given configuration and the nominal values of V_{SJ} for each output range.

| REFERENCE CONFIGURATION | OUTPUT CONFIGURATION | PIN STRAPPING | | | $V_{SJ}^{(1)}$ |
|-------------------------|---|---------------------|---------------------|---------------------|---------------------|
| | | R _{OFFSET} | RFB1 | RFB2 | |
| Internal Reference | 0V to +10V | to V _{REF} | to V _{OUT} | to V _{OUT} | +5V |
| | -10V to +10V | NC | NC | to V _{OUT} | +3.333V |
| | -5V to +5V | to AGND | to V _{OUT} | to V _{OUT} | +2.5V |
| External Reference | 0V to V _{REF} | to V _{REF} | to V _{OUT} | to V _{OUT} | V _{REF} /2 |
| | -V _{REF} to V _{REF} | NC | NC | to V _{OUT} | V _{REF} /3 |
| | -V _{REF} /2 to V _{REF} /2 | to AGND | to V _{OUT} | to V _{OUT} | V _{REF} /4 |

NOTE: (1) Voltage measured at V_{SJ} for a given configuration.

TABLE IV. Nominal V_{SJ} vs V_{OUT} and Reference Configuration.

The current level required to adjust the DAC7742's offset can be created by using a potentiometer divider, see Figure 7. Another alternative is to use a unipolar DAC in order to apply a voltage, V_{OAJ} , to the resistor R_S . A $\pm 1.2\mu A$ current range applied to SJ will ensure offset adjustment coverage of the $\pm 0.1\%$ maximum offset specification of the DAC7742.

When in a unipolar configuration ($V_{SJ} = 5V$), only a single resistor, R_S , is needed for symmetrical offset adjustment with a 0V to 10V V_{OAJ} range. When in one of the two bipolar configurations, V_{SJ} is either +3.333v ($\pm 10V$ range) or +2.5V ($\pm 5V$ range), and circuit values chosen to match those given in Table V will provide symmetrical offset adjust. Please refer to Figure 7 for component configuration.

| OUTPUT CONFIGURATION | R _{POT2} | R ₁ | R _S | I _{SJ} RANGE | NOMINAL OFFSET ADJUSTMENT |
|----------------------|-------------------|----------------|----------------|-----------------------|---------------------------|
| 0V to +10V | 10k | 0 | 2.5M | $\pm 2\mu A$ | $\pm 25mV$ |
| -10V to +10V | 10k | 5k | 1.5M | $\pm 2.2\mu A$ | $\pm 55mV$ |
| -5V to +5V | 10k | 10k | 1.5M | $\pm 1.7\mu A$ | $\pm 21mV$ |

TABLE V. Recommended External Component Values for Symmetrical Offset Adjustment ($V_{REF} = 10V$).

Figure 8 illustrates the typical and minimum offset adjustment ranges provided by forcing a current at SJ for a given output voltage configuration.

GAIN ADJUSTMENT

When using the internal reference of the DAC7742, gain adjustment is performed by adjusting the device's internal reference voltage via the reference adjust pin, REFADJ. The effect of a reference voltage change on the gain of the DAC output can be seen in the generic equation (for unipolar configuration):

$$V_{OUT} = V_{REFIN} \cdot \left(\frac{(65535 - N)}{65536} \right)$$

Where N is represented in decimal format and ranges from 0 to 65535.

REFADJ can be driven by a low impedance voltage source such as a unipolar, 0V to +10V DAC or a potentiometer (less than 100k Ω), see Figure 7. Since the input impedance of REFADJ is typically 50k Ω , the smaller the resistance of the potentiometer, the more linear the adjustment will be. A 10k Ω potentiometer is suggested if linearity of the reference adjustment is of concern.




FIGURE 8. Offset Adjustment Transfer Characteristic.

When the DAC7742's internal reference is not used, gain adjustments can be made via trimming the external reference applied to the DAC at REF_{IN}. This can be accomplished through using a potentiometer, unipolar DAC, or other means of precision voltage adjustment to control the voltage presented to the DAC7742 by the external reference. Figure 9 and Table VI summarize the range of adjustment of the internal reference via REFADJ.




FIGURE 9. Internal Reference Adjustment Transfer Characteristic.

| VOLTAGE AT REFADJ | REF _{OUT} VOLTAGE |
|----------------------------------|----------------------------|
| REFADJ = 0V | 10V + 25mV (min) |
| REFADJ = 5V or NC ⁽¹⁾ | 10V |
| REFADJ = 10V | 10V - 25mV (max) |

NOTE: "NC" is "Not Connected".

TABLE VI. Minimum Internal Reference Adjustment Range.

NOISE PERFORMANCE

Increased noise performance of the DAC output can be achieved by filtering the voltage reference input to the DAC7742. Figure 10 shows a typical internal reference filter schematic. A low-pass filter applied between the REF_{OUT} and REF_{IN} pins can increase noise immunity at the DAC and output amplifier. The REF_{OUT} pin can source a maximum of 50µA so care should be taken in order to avoid overloading the internal reference output.




FIGURE 10. Internal Reference Filter.

LAYOUT

A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies. The DAC7742 offers separate digital and analog supplies, as it will often be used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more important it will become to separate the analog and digital ground and supply planes at the device.


Since the DAC7742 has both analog and digital ground pins, return currents can be better controlled and have less effect on the DAC output error. Ideally, AGND would be connected directly to an analog ground plane and DGND to the digital ground plane. The analog ground plane would be separate from the ground connection for the digital components until they were connected at the power entry point of the system.

The voltages applied to V_{CC} and V_{SS} should be well regulated and low noise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

In addition, a 1µF to 10µF bypass capacitor in parallel with a 0.1µF bypass capacitor is strongly recommended for each supply input. In some situations, additional bypassing may be required, such as a 100µF electrolytic capacitor or even a "Pi" filter made up of inductors and capacitors—all designed to essentially low-pass filter the analog supplies, removing any high frequency noise components.

PT (S-PQFP-G48)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-026
 D. This may also be a thermally enhanced plastic package with leads connected to the die pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265