


# **DSP56F802**

# Technical Data DSP56F802 16-bit Digital Signal Processor

- Up to 40 MIPS operation at 80MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes
- 8K × 16-bit words Program Flash
- 1K × 16-bit words Program RAM
- $2K \times 16$ -bit words Data Flash
- $1K \times 16$ -bit words Data RAM
- $2K \times 16$ -bit words Boot Flash

- Hardware DO and REP loops
- 6-channel PWM Module with fault input
- Two 12-bit ADCs (1 x 2 channel, 1 x 3 channel)
- Serial Communications Interface (SCI)
- Two General Purpose Quad Timers with 2 external outputs
- JTAG/OnCE<sup>™</sup> port for debugging
- 4 shared GPIO
- On-chip relaxation oscillator
- 32-pin LQFP Package



#### Figure 1. DSP56F802 Block Diagram

## Part 1 Overview

### 1.1 DSP56F802 Features

### 1.1.1 Digital Signal Processing Core

- Efficient 16-bit DSP56800 family DSP engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80 MHz core frequency
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE debug programming interface

### 1.1.2 Memory

- Harvard architecture permits as many as three simultaneous accesses to program and data memory
- On-chip memory including a low-cost, high-volume flash solution
  - 8K × 16 bit words of Program Flash
  - 1K × 16-bit words of Program RAM
  - 2K × 16-bit words of Data Flash
  - 1K × 16-bit words of Data RAM
  - 2K × 16-bit words of Boot Flash
- Programmable Boot Flash supports customized boot code and field upgrades of stored code through a variety of interfaces (JTAG)

### 1.1.3 Peripheral Circuits for DSP56F802

- Pulse Width Modulator (PWM) with six PWM outputs with deadtime insertion and fault protection; supports both center- and edge-aligned modes
- Two 12-bit, Analog-to-Digital Converters (ADCs), 1 x 2 channel and 1 x 3 channel, which support two simultaneous conversions; ADC and PWM modules can be synchronized
- Two General Purpose Quad Timers with two external pins (or two GPIO)
- Serial Communication Interface (SCI) with two pins (or two GPIO)
- Four multiplexed General Purpose I/O (GPIO) pins

- Computer-Operating Properly (COP) watchdog timer
- External interrupts via GPIO
- Trimmable on-chip relaxation oscillator
- External reset pin for hardware reset
- JTAG/On-Chip Emulation (OnCE<sup>TM</sup>) for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Locked Loop-based frequency synthesizer for the DSP core clock

#### 1.1.4 Energy Information

- Fabricated in high-density CMOS with 5V tolerant, TTL-compatible digital inputs
- Uses a single 3.3V power supply
- On-chip regulators for digital and analog circuitry to lower cost and reduce noise
- Wait and Stop modes available
- Integrated power supervisor

## 1.2 DSP56F802 Description

The DSP56F802 is a member of the DSP56800 core-based family of Digital Signal Processors (DSPs). It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the DSP56F802 is well-suited for many applications. The DSP56F802 includes many peripherals that are especially useful for applications such as motion control, home appliances, encoders, tachometers, limit switches, power supply and control, engine management, and industrial control for power, lighting, automation and HVAC.

The DSP56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The microprocessor-style programming model and optimized instruction set allow straightforward generation of efficient, compact code for both DSP and MCU applications. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications.

The DSP56F802 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip data RAM per instruction cycle. The DSP56F802 also provides and up to 4 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

The DSP56F802 DSP controller includes 8K words (16-bit) of program Flash and 2K words of Data Flash (each programmable through the JTAG port) with 1K words of both program and data RAM. A total of 2K words of Boot Flash is incorporated for easy customer-inclusion of field-programmable software routines that can be used to program the main program and data flash memory areas. Both program and data flash memories can be independently bulk erased or erased in page sizes of 256 words. The Boot Flash memory can also be either bulk or page erased.

A key application-specific feature of the DSP56F802 is the inclusion of a Pulse Width Modulator (PWM) module. This modules incorporates six complementary, individually programmable PWM signal outputs to enhance motor control functionality. Complementary operation permits programmable dead-time insertion, and separate top and bottom output polarity control. The up-counter value is programmable to support a continuously variable PWM frequency. Both edge and center aligned synchronous pulse width control (0% to 100% modulation) are supported. The device is capable of controlling most motor types: ACIM (AC

Induction Motors), both BDC and BLDC (Brush and Brushless DC motors), SRM and VRM (Switched and Variable Reluctance Motors), and stepper motors. The PWMs incorporate fault protection with sufficient output drive capability to directly drive standard opto-isolators. A "smoke-inhibit", write-once protection feature for key parameters is also included. The PWM is double-buffered and includes interrupt control to permit integral reload rates to be programmable from 1 to 16. The PWM modules provide a reference output to synchronize the Analog-to-Digital Converters.

The DSP56F802 incorporates two 12-bit Analog-to-Digital Converters (ADCs) with a total of five channels. A full set of standard programmable peripherals is provided that include a Serial Communications Interface (SCI), and two Quad Timers. Any of these interfaces can be used as General-Purpose Input/Outputs (GPIO) if that function is not required. An on-chip relaxation oscillator eliminates the need for an external crystal.

## 1.3 "Best in Class" Development Environment

The SDK (Software Development Kit) provides fully debugged peripheral drivers, libraries and interfaces that allow programmers to create their unique C application code independent of component architecture. The CodeWarrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards support concurrent engineering. Together, the SDK, CodeWarrior, and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

## **1.4 Product Documentation**

The four documents listed in **Table 1** are required for a complete description and proper design with the DSP56F802. Documentation is available from local Motorola distributors, Motorola semiconductor sales offices, Motorola Literature Distribution Centers, or online at <u>www.motorola.com/semiconductors/dsp</u>.

Торіс	Description	Order Number
DSP56800 Family Manual	Detailed description of the DSP56800 family architecture, and 16-bit DSP core processor and the instruction set	DSP56800FM/D
DSP56F801/803/805/807 User's Manual	Detailed description of memory, peripherals, and interfaces of the DSP56F801, DSP56F802, DSP56F803, DSP56F805, and DSP56F807	DSP56F801-7UM/D
DSP56F802 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	DSP56F802/D
DSP56F802 Product Brief	Summary description and block diagram of the DSP56F802 core, memory, peripherals and interfaces	DSP56F802PB/D

## 1.5 Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR	This is used to indicate a signal that is active when pulled low. For example, the $\overline{RESET}$ pin is active when low.							
"asserted"	A high true (active high)	A high true (active high) signal is high or a low true (active low) signal is low.						
"deasserted"	A high true (active high)	signal is low or a low tru	ue (active low) signal is hig	Jh.				
Examples:	Signal/Symbol	Logic State	Signal State	Voltage <sup>1</sup>				
	PIN	True	Asserted	V <sub>IL</sub> /V <sub>OL</sub>				
	PIN	False	Deasserted	V <sub>IH</sub> /V <sub>OH</sub>				
	PIN	True	Asserted	V <sub>IH</sub> /V <sub>OH</sub>				
	PIN	False	Deasserted	V <sub>IL</sub> /V <sub>OL</sub>				

1. Values for  $V_{IL},\,V_{OL},\,V_{IH},$  and  $V_{OH}$  are defined by individual product specifications

# Part 2 Signal/Connection Descriptions


## 2.1 Introduction

The input and output signals of the DSP56F802 are organized into functional groups, as shown in **Table 2** and as illustrated in **Figure 2**. In **Table 3** through **Table 11**, each table row describes the signal or signals present on a pin.

Functional Group	Number of Pins	Detailed Description
Power (V <sub>DD</sub> or V <sub>DDA</sub> )	3	Table 3
Ground (V <sub>SS,</sub> V <sub>SSA,</sub> TCS)	4	Table 4
Supply Capacitors	2	Table 5
Program Control	1	Table 6
Pulse Width Modulator (PWM) Port and Fault Input	7	Table 7
Serial Communications Interface (SCI) Port <sup>1</sup>	2	Table 8
Analog-to-Digital Converter (ADC) Port (including $V_{REF)}$	6	Table 9
Quad Timer Module Port	2	Table 10
JTAG/On-Chip Emulation (OnCE)	5	Table 11

**Table 2. Functional Group Pin Allocations** 

1. Alternately, GPIO pins



#### Figure 2. DSP56F802 Signals Identified by Functional Group<sup>1</sup>

<sup>1.</sup> Alternate pin functionality is shown in parenthesis.

### 2.2 Power and Ground Signals Table 3. Power Inputs

No. of Pins	Signal Name	Signal Description
2	V <sub>DD</sub>	<b>Power</b> —These pins provide power to the internal structures of the chip, and should all be attached to $V_{\text{DD}}$ .
1	V <sub>DDA</sub>	<b>Analog Power</b> —This pin is a dedicated power pin for the analog portion of the chip and should be connected to a low noise 3.3V supply.

#### Table 4. Grounds

No. of Pins	Signal Name	Signal Description	
2	V <sub>SS</sub>	<b>GND</b> —These pins provide grounding for the internal structures of the chip, and should all be attached to $V_{\mbox{SS}.}$	
1	V <sub>SSA</sub>	Analog Ground—This pin supplies an analog ground.	
1	TCS	<b>TCS</b> —This Schmitt pin is reserved for factory use and must be tied to $V_{SS}$ for normal use. In block diagrams, this pin is considered an additional $V_{SS}$ .	

#### Table 5. Supply Capacitors and VPP

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
2	VCAPC	Supply	Supply	<b>VCAPC</b> - Connect each pin to a 2.2 $\mu$ F bypass capacitor in order to bypass the core logic voltage regulator (required for proper chip operation). For more information, refer to <b>Section 5.2</b>

## 2.3 Interrupt and Program Control Signals

### Table 6. Program Control Signals

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
1	RESET	Input (Schmitt)	Input	Reset—This input is a direct hardware reset on the processor. When RESET is asserted low, the DSP is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the RESET pin is deasserted, the initial chip operating mode is latched from the EXTBOOT pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks. To ensure complete hardware reset, RESET and TRST should be asserted together. The only exception occurs in a debugging environment when a hardware DSP reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert TRST.

## 2.4 Pulse Width Modulator (PWM) Signals Table 7. Pulse Width Modulator (PWMA) Signals

No.of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	PWMA0-5	Output	Tri-stated	<b>PWMA0-5</b> — These are six PWMA output pins.
1	FAULTA0	Input (Schmitt)	Input	<b>FAULTA0</b> —This fault input is used for disabling selected PWMA outputs in cases where fault conditions originate off chip.

## 2.5 Serial Communications Interface (SCI) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	TXD0	Output	Input	Transmit Data (TXD0)—transmit data output
	GPIOB0	Input/ Output	Input	<b>Port B GPIO</b> —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin. After reset, the default state is SCI output.
1	RXD0	Input	Input	Receive Data (RXD0)—receive data input
	GPIOB1	Input/ Output	Input	<b>Port B GPIO</b> —This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin. After reset, the default state is SCI input.

### 2.6 Analog-to-Digital Converter (ADC) Signals Table 9. Analog to Digital Converter Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
3	ANA2-4	Input	Input	ANA2-4—Analog inputs to ADC channel 1
2	ANA6-7	Input	Input	ANA6-7—Analog inputs to ADC channel 2
1	VREF	Input	Input	<b>VREF</b> —Analog reference voltage. Must be set to $V_{DDA} - 0.3V = 3.0V$ for optimal performance.

## 2.7 Quad Timer Module Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	TD1-2	Input/ Output	Input	TD1-2—Timer D Channel 1-2
	GPIOA1-2	Input/ Output	Input	<ul><li>Port A GPIO—These pins are General Purpose I/O (GPIO) pins that can individually be programmed as input or output pins.</li><li>After reset, the default state is the quad timer input.</li></ul>

### Table 10. Quad Timer Module Signals

## 2.8 JTAG/OnCE

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	ТСК	Input (Schmitt)	Input, pulled low internally	<b>Test Clock Input</b> —This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/OnCE port. The pin is connected internally to a pull-down resistor.
1	TMS	Input (Schmitt)	Input, pulled high internally	<b>Test Mode Select Input</b> —This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
1	TDI	Input (Schmitt)	Input, pulled high internally	<b>Test Data Input</b> —This input pin provides a serial input data stream to the JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
1	TDO	Output	Tri-stated	<b>Test Data Output</b> —This tri-statable output pin provides a serial output data stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.
1	TRST	Input (Schmitt)	Input, pulled high internally	<b>Test Reset</b> —As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, TRST should be asserted at power-up and whenever RESET is asserted. The only exception occurs in a debugging environment, since the OnCE/JTAG module is under the control of the debugger. In this case it is not necessary to assert TRST when asserting RESET. Outside of a debugging environment RESET should be permanently asserted by grounding the signal, thus disabling the OnCE/JTAG module on the DSP.

## Part 3 Specifications

## 3.1 General Characteristics

The DSP56F802 is fabricated in high-density CMOS with 5-volt tolerant TTL-compatible digital inputs. The term "5-volt tolerant" refers to the capability of an I/O pin, built on a 3.3V compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such systems, a bus may carry both 3.3V and 5V-compatible I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of  $3.3V \pm 10\%$  during normal operation without causing damage). This 5V tolerant capability therefore offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in **Table 12** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The DSP56F802 DC and AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

#### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Characteristic	Symbol	Min	Мах	Unit
Supply voltage	V <sub>DD</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 4.0	V
All other input voltages, excluding Analog inputs	V <sub>IN</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 5.5V	V
Analog Inputs ANAx, V <sub>REF</sub>	V <sub>IN</sub>	V <sub>SS</sub> – 0.3	V <sub>DDA</sub> + 0.3V	V
Current drain per pin excluding V <sub>DD</sub> , V <sub>SS</sub> , & PWM ouputs	I	—	10	mA

#### Table 12. Absolute Maximum Ratings

Characteristic	Symbol	Min	Тур	Мах	Unit
Supply voltage, digital	V <sub>DD</sub>	3.0	3.3	3.6	V
Supply Voltage, analog	V <sub>DDA</sub>	3.0	3.3	3.6	V
ADC reference voltage	VREF	2.7	_	V <sub>DDA</sub>	V
Ambient operating temperature	Τ <sub>Α</sub>	-40	_	85	°C

#### **Table 13. Recommended Operating Conditions**

#### Table 14. Thermal Characteristics<sup>6</sup>

Characteristic	Comments	Symbol	Value	Unit	Note
onaracteristic	oonnients	Cymbol	32-pin LQFP	onic	S
Junction to ambient Natural convection		R <sub>θJA</sub>	50.2	°C/W	2
Junction to ambient (@1m/sec)		$R_{ extsf{ heta}JMA}$	47.1	°C/W	2
Junction to ambient Natural convection	Four layer board (2s2p)	R <sub>θJMA</sub> (2s2p)	38.7	°C/W	1,2
Junction to ambient (@1m/sec)	Four layer board (2s2p)	R <sub>θJMA</sub>	37.4	°C/W	1,2
Junction to case		R <sub>θJC</sub>	17.8	°C/W	3
Junction to center of case		$\Psi_{JT}$	3.07	°C/W	4
I/O pin power dissipation		P <sub>I/O</sub>	User Determined	W	
Power dissipation		P <sub>D</sub>	$P_D = (I_DD \times V_DD + P_I/O)$	W	
Junction to center of case		P <sub>DMAX</sub>	(TJ - TA) /θJA	°C	

#### Notes:

- 1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
- 2. Junction to ambient thermal resistance, Theta-JA (R<sub>0JA</sub>) was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p where s is the number of signal layers and p is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
- 3. Junction to case thermal resistance, Theta-JC ( $R_{\theta JC}$ ), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the "case" temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.
- 4. Thermal Characterization Parameter, Psi-JT ( $\Psi_{JT}$ ), is the "resistance" from junction to reference point thermocouple on top center of case as defined in JESD51-2.  $\Psi_{JT}$  is a useful value to use to estimate junction temperature in steady state customer environments.

- 5. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 6. See Section 5.1 from more details on thermal design considerations.

## **3.2 DC Electrical Characteristics**

#### Table 15. DC Electrical Characteristics

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{op} = 80$  MHz

Characteristic	Symbol	Min	Тур	Max	Unit
Input high voltage (XTAL/EXTAL)	V <sub>IHC</sub>	2.25	_	2.75	V
Input low voltage (XTAL/EXTAL)	V <sub>ILC</sub>	0	_	0.5	V
Input high voltage (Schmitt trigger inputs) <sup>1</sup>	V <sub>IHS</sub>	2.2	_	5.5	V
Input low voltage (Schmitt trigger inputs) <sup>1</sup>	V <sub>ILS</sub>	-0.3	_	0.8	V
Input high voltage (all other digital inputs)	V <sub>IH</sub>	2.0		5.5	V
Input low voltage (all other digital inputs)	V <sub>IL</sub>	-0.3	_	0.8	V
Input current high (pullup/pulldown resistors disabled, $V_{\text{IN}}{=}V_{\text{DD}})$	I <sub>IH</sub>	-1	_	1	μΑ
Input current low (pullup/pulldown resistors disabled, $V_{\text{IN}}{=}V_{\text{SS}})$	IIL	-1	_	1	μΑ
Input current high (with pullup resistor, $V_{IN}=V_{DD}$ )	I <sub>IHPU</sub>	-1		1	μA
Input current low (with pullup resistor, $V_{IN}=V_{SS}$ )	I <sub>ILPU</sub>	-210		-50	μA
Input current high (with pulldown resistor, $V_{IN} = V_{DD}$ )	I <sub>IHPD</sub>	20		180	μA
Input current low (with pulldown resistor, $V_{IN}=V_{SS}$ )	I <sub>ILPD</sub>	-1		1	μA
Nominal pullup or pulldown resistor value	R <sub>PU</sub> , R <sub>PD</sub>		30		KΩ
Input current high (analog inputs, $V_{IN}=V_{DDA}$ ) <sup>2</sup>	I <sub>IHA</sub>	-15		15	μA
Input current low (analog inputs, V <sub>IN</sub> =V <sub>SSA</sub> ) <sup>2</sup>	I <sub>ILA</sub>	-15		15	μA
Output High Voltage (at IOH)	V <sub>OH</sub>	V <sub>DD</sub> – 0.7	_	—	V
Output Low Voltage (at IOL)	V <sub>OL</sub>	-		0.4	V
Output source current	I <sub>ОН</sub>	4		—	mA
Output sink current	I <sub>OL</sub>	4	_	—	mA
PWM pin output source current <sup>3</sup>	I <sub>OHP</sub>	10	_	—	mA
PWM pin output sink current <sup>4</sup>	I <sub>OLP</sub>	16	_	—	mA
Input capacitance	C <sub>IN</sub>	-	8	—	pF

#### Table 15. DC Electrical Characteristics

Characteristic	Symbol	Min	Тур	Max	Unit
Output capacitance	C <sub>OUT</sub>	—	12		pF
V <sub>DD</sub> supply current	I <sub>DDT</sub> <sup>5</sup>				
Run <sup>6</sup>		—	120	130	mA
Wait <sup>7</sup>		—	96	102	mA
Stop		—	62	70	mA
Low Voltage Interrupt, external power supply <sup>8</sup>	V <sub>EIO</sub>	2.4	2.7	3.0	V
Low Voltage Interrupt, internal power supply <sup>9</sup>	V <sub>EIC</sub>	2.0	2.2	2.4	V
Power on Reset <sup>10</sup>	V <sub>POR</sub>	—	1.7	2.0	V

1. Schmitt Trigger inputs are: FAULTA0, TCS, TCK, TMS, TDI, RESET, and TRST

2. Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.

3. PWM pin output source current measured with 50% duty cycle.

4. PWM pin output sink current measured with 50% duty cycle.

5.  $I_{DDT} = I_{DD} + I_{DDA}$  (Total supply current for  $V_{DD} + V_{DDA}$ )


6. Run (operating)  $I_{DD}$  measured using 8MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as inputs; measured with all modules enabled.

7. Wait  $I_{DD}$  measured using external square wave clock source ( $f_{osc} = 8MHz$ ) into XTAL; all inputs 0.2V from rail; no DC loads; less than 50pF on all outputs.  $C_L = 20pF$  on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait  $I_{DD}$ ; measured with PLL enabled.

8. This low voltage interrupt monitors the  $V_{DDA}$  external power supply.  $V_{DDA}$  is generally connected to the same potential as  $V_{DD}$  via separate traces. If  $V_{DDA}$  drops below  $V_{EIO}$ , an interrupt is generated. Functionality of the device is guaranteed under transient conditions when  $V_{DDA} \ge V_{EIO}$  (between the minimum specified  $V_{DD}$  and the point when the  $V_{EIO}$  interrupt is generated).

9. This low voltage interrupt monitors the internally regulated core power supply. If the output from the internal voltage is regulator drops below  $V_{EIC}$ , an interrupt is generated. Since the core logic supply is internally regulated, this interrupt will not be generated unless the external power supply drops below the minimum specified value (3.0V).


10. Power–on reset occurs whenever the internally regulated 2.5V digital supply drops below 1.5V typical. While power is ramping up, this signal remains active for as long as the internal 2.5V is below 1.5V typical no matter how long the ramp up rate is. The internally regulated voltage is typically 100 mV less than  $V_{DD}$  during ramp up until 2.5V is reached, at which time it self regulates.





## 3.3 AC Electrical Characteristics

Timing waveforms in Section 3.3 are tested using the  $V_{IL}$  and  $V_{IH}$  levels specified in the DC Characteristics table. In Figure 4 the levels of  $V_{IH}$  and  $V_{IL}$  for an input signal are shown.



Note: The midpoint is  $V_{IL}$  +  $(V_{IH} - V_{IL})/2$ .

#### Figure 4. Input Signal Measurement References

**Figure 5** shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state.
- Tri-stated, when a bus or signal is placed in a high impedance state.
- Data Valid state, when a signal level has reached  $V_{OL}$  or  $V_{OH}$ .
- Data Invalid state, when a signal level is in transition between V<sub>OL</sub> and V<sub>OH</sub>.




Figure 5. Signal States

### 3.4 Flash Memory Characteristics Table 16. Flash Memory Truth Table

Mode	XE <sup>1</sup>	YE <sup>2</sup>	SE <sup>3</sup>	OE <sup>4</sup>	PROG <sup>5</sup>	ERASE <sup>6</sup>	MAS1 <sup>7</sup>	NVSTR <sup>8</sup>
Standby	L	L	L	L	L	L	L	L
Read	Н	Н	Н	Н	L	L	L	L
Word Program	Н	Н	L	L	Н	L	L	Н
Page Erase	Н	L	L	L	L	Н	L	Н
Mass Erase	Н	L	L	L	L	Н	Н	Н

1. X address enable, all rows are disabled when XE = 0

2. Y address enable, YMUX is disabled when YE = 0

3. Sense amplifier enable

4. Output enable, tri-state flash data out bus when OE = 0

5. Defines program cycle

- 6. Defines erase cycle
- 7. Defines mass erase cycle, erase whole block
- 8. Defines non-volatile store cycle

#### Table 17. IFREN Truth Table

Mode	IFREN = 1	IFREN = 0		
Read	Read information block	Read main memory block		
Word program	Program information block	Program main memory block		
Page erase	Erase information block	Erase main memory block		
Mass erase	Erase both blocks	Erase main memory block		

#### **Table 18. Flash Timing Parameters**

Characteristic	Symbol	Min	Тур	Max	Unit	Figure
Program time	Tprog*	20	-	_	us	Figure 6
Erase time	Terase*	20	-	-	ms	Figure 7
Mass erase time	Tme*	100	-	-	ms	Figure 8
Endurance <sup>1</sup>	E <sub>CYC</sub>	10,000	20,000	-	cycles	
Data Retention <sup>1</sup> @ 5000 cycles	D <sub>RET</sub>	10	30	-	years	

The following parameters should only be used in the Manual Word Programming Mode


PROG/ERASE to NVSTR set up time	Tnvs*	-	5	-	us	Figure 6, Figure 7, Figure 8
NVSTR hold time	Tnvh*	_	5	_	us	Figure 6, Figure 7
NVSTR hold time (mass erase)	Tnvh1*	-	100	-	us	Figure 8
NVSTR to program set up time	Tpgs*	-	10	-	us	Figure 6
Recovery time	Trcv*	_	1	_	us	Figure 6, Figure 7, Figure 8
Cumulative program HV period <sup>2</sup>	Thv	_	3	_	ms	Figure 6
Program hold time <sup>3</sup>	Tpgh	-	-	-		Figure 6
Address/data set up time <sup>3</sup>	Tads	-	-	-		Figure 6
Address/data hold time <sup>3</sup>	Tadh	-	-	-		Figure 6

1. One Cycle is equal to an erase program and read.

2. Thy is the cumulative high voltage programming time to the same row before next erase. The same address cannot be programmed twice before next erase.

3. Parameters are guaranteed by design in smart programming mode and must be one cycle or greater.

\*The flash interface unit provides registers for the control of these parameters.








Figure 7. Flash Erase Cycle




Figure 8. Flash Mass Erase Cycle

## 3.5 Clock Operation

The DSP56F802 device clock is derived from an on-chip relaxation oscillator. The internal PLL generates a master reference frequency that determines the speed at which chip operations occur.

The PRECS bit in the PLLCR (phase-locked loop control register) word (bit 2) must be set to 0 for internal oscillator use.

### 3.5.1 Use of On-Chip Relaxation Oscillator

The DSP56F802 internal relaxation oscillator provides the chip clock without the need for an external crystal or ceramic resonator. The frequency output of this internal oscillator can be corrected by adjusting the 8-bit IOSCTL (internal oscillator control) register. Each bit added or deleted changes the output frequency of the oscillator allowing incremental adjustment until the desired frequency is achieved. Figures 9 and 10 show the typical characteristics of the DSP56F802 relaxation oscillator with respect to temperature and trim value.

During factory production test, an oscillator calibration procedure is executed which determines an optimum trim value for a given device (8MHz at 25°C). This optimum trim value is then stored at address \$103F in the Data Flash Information Block and recalled during a trim routine in the boot sequence (executed after power-up and RESET). This trim routine automatically sets the oscillator frequency by programming the IOSCTL register with the optimum trim value.

Due to the inherent frequency tolerances required for SCI communication, changing the factory-trimmed

oscillator frequency is not recommended. If modification of the Boot Flash contents are required, code must be included which retrieves the optimum trim value (from address \$103F in the Data Flash Information Block) and writes it to the IOSCTL register. Note that the IFREN bit in the Data Flash control register must be set in order to read the Data Flash Information Block.

#### **Table 19. Relaxation Oscillator Characteristics**

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency Accuracy <sup>1</sup>	Δf	—	<u>+</u> 2	<u>+</u> 5	%
Frequency Drift over Temp	$\Delta f/\Delta t$	—	<u>+</u> 0.1	—	%/ºC
Frequency Drift over Supply	$\Delta f/\Delta V$	—	0.1	_	%/V

1. Over full temperature range.





Figure 9. Typical Relaxation Oscillator Frequency vs. Temperature (Trimmed to 8MHz @ 25°C)





#### 3.5.2 **Phase Locked Loop Timing** Table 20. PLL Timing

Characteristic	Symbol	Min	Тур	Мах	Unit				
External reference crystal frequency for the PLL <sup>1</sup>	f <sub>osc</sub>	4	8	10	MHz				
PLL output frequency <sup>2</sup>	f <sub>out</sub> /2	40	—	80	MHz				
PLL stabilization time <sup>3</sup> 0° to +85°C	t <sub>plls</sub>	—	10		ms				
PLL stabilization time <sup>3</sup> -40° to $0^{\circ}$ C	t <sub>olls</sub>	_	100	200	ms				

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C

1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8MHz input crystal.

2. ZCLK may not exceed 80MHz. For additional information on ZCLK and  $f_{out}/2$ , please refer to the OCCS chapter in the User Manual.  $ZCLK = f_{op}$ 

t<sub>plls</sub>

This is the minimum time required after the PLL setup is changed to ensure reliable operation. 3.

PLL stabilization time<sup>3</sup> -40° to 0°C

### 3.6 Reset, Stop, Wait, Mode Select, and Interrupt Timing

#### Table 21. Reset, Stop, Wait, Mode Select, and Interrupt Timing<sup>1, 3</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$  pF

Characteristic	Symbol	Min	Max	Unit
RESET Assertion to Address, Data and Control Signals High Impedance	t <sub>RAZ</sub>	_	21	ns
Minimum $\overline{\text{RESET}}$ Assertion Duration <sup>2</sup> OMR Bit 6 = 0 OMR Bit 6 = 1	t <sub>RA</sub>	275,000T 128T		ns ns
RESET De-assertion to First External Address Output	t <sub>RDA</sub>	33T	34T	ns
Edge-sensitive Interrupt Request Width	t <sub>IRW</sub>	1.5T	—	ns


1. In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5ns.

Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two cases:
 After power-on reset

When recovering from Stop state

3. Parameters listed are guaranteed by design.

#### Figure 11. External Level-Sensitive Interrupt Timing



# 3.7 Quad Timer Timing

### Table 22. Timer Timing<sup>1, 2</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{OP} = 80$ MHz

Characteristic	Symbol	Min	Мах	Unit
Timer input period	P <sub>IN</sub>	4T+6	_	ns
Timer input high/low period	P <sub>INHL</sub>	2T+3	—	ns
Timer output period	P <sub>OUT</sub>	2T	—	ns
Timer output high/low period	P <sub>OUTHL</sub>	1T	—	ns

1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5 ns.

2. Parameters listed are guaranteed by design.




Figure 12. Timer Timing

## **3.8 Serial Communication Interface (SCI) Timing** Table 23. SCI Timing<sup>4</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$  pF,  $f_{OP} = 80$  MHz

Characteristic	Symbol	Min	Мах	Unit
Baud Rate <sup>1</sup>	BR	_	(f <sub>MAX</sub> *2.5)/(80)	Mbps
RXD <sup>2</sup> Pulse Width	RXD <sub>PW</sub>	0.965/BR	1.04/BR	ns
TXD <sup>3</sup> Pulse Width	TXD <sub>PW</sub>	0.965/BR	1.04/BR	ns

1.  $f_{MAX}$  is the frequency of operation of the system clock in MHz.

2. The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.

3. The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.

4. Parameters listed are guaranteed by design.




Figure 13. RXD Pulse Width



Figure 14. TXD Pulse Width

### 3.9 Analog-to-Digital Converter (ADC) Characteristics Table 24. ADC Characteristics

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $V_{REF} = V_{DD}-0.3$ V, ADCDIV = 4, 9, or 14,(for optimal performance), ADC clock = 4MHz, 3.0-3.6 V,  $T_A = -40^{\circ}$  to +85°C,  $C_L \le 50$ pF,  $f_{OP} = 80$ MHz

Characteristic	Symbol	Min	Тур	Max	Unit
ADC input voltages	V <sub>ADCIN</sub>	01	_	V <sub>REF</sub> <sup>2</sup>	V
Resolution	R <sub>ES</sub>	12	—	12	Bits
Integral Non-Linearity <sup>3</sup>	INL	_	+/- 4	+/- 5	LSB <sup>4</sup>
Differential Non-Linearity	DNL	_	+/- 0.9	+/- 1	LSB <sup>3</sup>
Monotonicity			GUARANTE	ED	
ADC internal clock <sup>5</sup>	f <sub>ADIC</sub>	0.5	_	5	MHz
Conversion range	R <sub>AD</sub>	V <sub>SSA</sub>	_	V <sub>DDA</sub>	V
Power-up time	t <sub>ADPU</sub>	_	2.5		msec
Conversion time	t <sub>ADC</sub>	—	6		t <sub>AIC</sub> cycles <sup>6</sup>
Sample time	t <sub>ADS</sub>	_	1		t <sub>AIC</sub> cycles <sup>6</sup>
Input capacitance	C <sub>ADI</sub>	_	5	—	pF <sup>6</sup>
Gain Error (transfer gain) <sup>5</sup>	E <sub>GAIN</sub>	1.00	1.10	1.15	—
Offset Voltage <sup>5</sup>	V <sub>OFFSET</sub>	+10	+230	+325	mV
Total Harmonic Distortion <sup>5</sup>	THD	55	60	_	dB
Signal-to-Noise plus Distortion <sup>5</sup>	SINAD	54	56		—
Effective Number of Bits <sup>5</sup>	ENOB	8.5	9.5	_	bit
Spurious Free Dynamic Range <sup>5</sup>	SFDR	60	65	—	dB
Spurious Free Dynamic Range	SFDR	65	70	—	dB
ADC Quiescent Current (both ADCs)	I <sub>ADC</sub>	_	50	_	mA
V <sub>REF</sub> Quiescent Current (both ADCs)	I <sub>VREF</sub>	_	12	16.5	mA

1. For optimum ADC performance, keep the minimum  $V_{ADCIN}$  value  $\geq 25$ mV. Inputs less than 25mV may convert to a digital output code of 0.

2.  $V_{REF}$  must be equal to or less than  $V_{DDA}$  and must be greater than 2.7V. For optimal ADC performance, set  $V_{REF}$  to  $V_{DDA}$ -0.3V.

- 3. Measured in 10-90% range.
- 4. LSB = Least Significant Bit.
- 5. Guaranteed by characterization.
- 6.  $t_{AIC} = 1/f_{ADIC}$




Figure 15. Equivalent Analog Input Circuit

- 1. Parasitic capacitance due to package, pin to pin, and pin to package base coupling. (1.8pf)
- Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing. (2.04pf)
- 3. Equivalent resistance for the ESD isolation resistor and the channel select mux. (500 ohms)
- 4. Sampling capacitor at the sample and hold circuit. Capacitor 4 is normally disconnected from the input and is only connected to it at sampling time. (1pf)

### 3.10 JTAG Timing

### Table 25. JTAG Timing <sup>1, 3</sup>


Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$  pF,  $f_{OP} = 80$ MHz

Characteristic	Symbol	Min	Мах	Unit
TCK frequency of operation <sup>2</sup>	f <sub>OP</sub>	DC	10	MHz
TCK cycle time	t <sub>CY</sub>	100	—	ns
TCK clock pulse width	t <sub>PW</sub>	50	—	ns
TMS, TDI data setup time	t <sub>DS</sub>	0.4	—	ns
TMS, TDI data hold time	t <sub>DH</sub>	1.2	—	ns
TCK low to TDO data valid	t <sub>DV</sub>	—	26.6	ns
TCK low to TDO tri-state	t <sub>TS</sub>	—	23.5	ns
TRST assertion time	t <sub>TRST</sub>	50	—	ns

1. Timing is both wait state and frequency dependent. For the values listed, T = clock cycle. For 80MHz operation, T = 12.5ns.

2. TCK frequency of operation must be less than 1/8 the processor rate.

3. Parameters listed are guaranteed by design.








Figure 17. Test Access Port Timing Diagram




Figure 18. TRST Timing Diagram

## Part 4 Packaging

### 4.1 Package and Pin-Out Information DSP56F802

This section contains package and pin-out information for the 32-pin LQFP configuration of the DSP56F802.




Figure 19. Top View, DSP56F802 32-pin LQFP Package

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	PWMA4	9	TCS	17	V <sub>DDA</sub>	25	ANA4
2	PWMA5	10	ТСК	18	V <sub>SSA</sub>	26	ANA6
3	TD1	11	TMS	19	V <sub>DD</sub>	27	ANA7
4	TD2	12	TDI	20	V <sub>SS</sub>	28	PWMA0
5	TXDO	13	VCAPC2	21	FAULTA0	29	VCAPC1
6	V <sub>SS</sub>	14	TDO	22	ANA2	30	PWMA1
7	V <sub>DD</sub>	15	TRST	23	VREF	31	PWMA2
8	RXD0	16	RESET	24	ANA3	32	PWMA3

Table 26. DSP56F802 Pin Identification by Pin Number




Figure 20. 32-pin LQFP Mechanical Information (Case 873A)

## Part 5 Design Considerations

### 5.1 Thermal Design Considerations

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the equation:

**Equation 1:** 
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

 $T_A$  = ambient temperature °C

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W

 $P_D$  = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

**Equation 2:** 
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W  $R_{\theta JC}$  = package junction-to-case thermal resistance °C/W  $R_{\theta CA}$  = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

#### **Definitions:**

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation across the surface.
- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction to board thermal resistance.
- Use the value obtained by the equation  $(T_J T_T)/P_D$  where  $T_T$  is the temperature of the package case determined by a thermocouple.

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

## 5.2 Electrical Design Considerations

#### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V<sub>DD</sub> pin on the DSP, and from the board ground to each V<sub>SS</sub> (GND) pin.
- The minimum bypass requirement is to place 0.1  $\mu$ F capacitors positioned as close as possible to the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each of the V<sub>DD</sub>/V<sub>SS</sub> pairs, including V<sub>DDA</sub>/V<sub>SSA</sub>. The VCAP capacitors must be low ESR capacitors, such as ceramic or tantalum.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V<sub>DD</sub> and V<sub>SS</sub> (GND) pins are less than 0.5 inch per capacitor lead.
- Bypass the  $V_{DD}$  and  $V_{SS}$  layers of the PCB with approximately 100  $\mu$ F, preferably with a highgrade capacitor such as a tantalum capacitor.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V<sub>DD</sub> and GND circuits.
- Take special care to minimize noise levels on the VREF,  $V_{DDA}$  and  $V_{SSA}$  pins.

- Designs that utilize the TRST pin for JTAG port or OnCE module functionality (such as development or debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means to assert TRST independently of RESET. TRST must be asserted at power up for proper operation. Designs that do not require debugging functionality, such as consumer products, TRST should be tied low.
- Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an interface to this port to allow in-circuit Flash programming.

## Part 6 Ordering Information

 Table 27 lists the pertinent information needed to place an order. Consult a Motorola Semiconductor sales office or authorized distributor to determine availability and to order parts.

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56F802	3.0–3.6 V	Low Profile Plastic Quad Flat Pack (LQFP)	32	80	DSP56F802TA80

#### Table 27. DSP56F802 Ordering Information

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the Stylized M Logo are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc. 2002.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334 Technical Information Center: 1–800–521–6274

HOME PAGE: http://www.motorola.com/semiconductors/

