


### **DSP56F807**

#### Technical Data

## DSP56F807 16-bit Digital Signal Processor

- Up to 40 MIPS at 80MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- Hardware DO and REP loops
- MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes
- 60K × 16-bit words Program Flash
- 2K × 16-bit words Program RAM
- 8K × 16-bit words Data Flash
- 4K × 16-bit words Data RAM
- 2K × 16-bit words Boot Flash

- Up to  $64K \times 16$  bit words each of external program and data memory
- Two 6 channel PWM Modules
- Four 4 channel, 12-bit ADCs
- Two Quadrature Decoders
- CAN 2.0 B Module
- Two Serial Communication Interfaces (SCIs)
- Serial Peripheral Interface (SPI)
- Up to four General Purpose Quad Timers
- JTAG/OnCE<sup>TM</sup> port for debugging
- 14 Dedicated and 18 Shared GPIO lines
- 160-pin LQFP or 160 MAPBGA Packages



\*includes TCS pin which is reserved for factory use and is tied to VSS

Figure 1. DSP56F807 Block Diagram





#### Part 1 Overview

#### 1.1 DSP56F807 Features

#### 1.1.1 Digital Signal Processing Core

- Efficient 16-bit DSP56800 family DSP engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller style addressing modes and instructions for compact code
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE debug programming interface

### 1.1.2 Memory

- Harvard architecture permits as many as three simultaneous accesses to program and data memory
- On-chip memory including a low-cost, high-volume flash solution
  - 60K × 16-bit words of Program Flash
  - 2K  $\times$  16-bit words of Program RAM
  - 8K × 16-bit words of Data Flash
  - $-4K \times 16$ -bit words of Data RAM
  - $-2K \times 16$ -bit words of Boot Flash
- Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
  - As much as  $64K \times 16$  bits of data memory
  - As much as  $64K \times 16$  bits of program memory

### 1.1.3 Peripheral Circuits for DSP56F807

- Two Pulse Width Modulator modules each with six PWM outputs, three Current Sense inputs, and four Fault inputs, fault tolerant design with deadtime insertion, supports both center and edge aligned modes
- Four 12-bit, Analog-to-Digital Converters (ADCs), which support four simultaneous conversions with quad, 4-pin multiplexed inputs; ADC and PWM modules can be synchronized
- Two Quadrature Decoders each with four inputs or two additional Quad Timers

- Two dedicated General Purpose Quad Timers totaling six pins: Timer C with two pins and Timer D with four pins
- CAN 2.0 B Module with 2-pin port for transmit and receive
- Two Serial Communication Interfaces each with two pins (or four additional GPIO lines)
- Serial Peripheral Interface (SPI) with configurable 4-pin port (or four additional GPIO lines)
- Computer-Operating Properly (COP) Watchdog timer
- Two dedicated external interrupt pins
- 14 dedicated General Purpose I/O (GPIO) pins, 18 multiplexed GPIO pins
- External reset input pin for hardware reset
- External reset output pin for system reset
- JTAG/On-Chip Emulation (OnCE<sup>TM</sup>) for unobtrusive, processor speed-independent debugging
- Software-programmable, Phase Locked Loop-based frequency synthesizer for the DSP core clock

#### 1.1.4 Energy Information

- Fabricated in high-density CMOS with 5V tolerant, TTL-compatible digital inputs
- Uses a single 3.3V power supply
- On-chip regulators for digital and analog circuitry to lower cost and reduce noise
- Wait and Stop modes available

### 1.2 DSP56F807 Description

The DSP56F807 is a member of the DSP56800 core-based family of Digital Signal Processors (DSPs). It combines, on a single chip, the processing power of a DSP and the functionality of a microcontroller with a flexible set of peripherals to create an extremely cost-effective solution. Because of its low cost, configuration flexibility, and compact program code, the DSP56F807 is well-suited for many applications. The DSP56F807 includes many peripherals that are especially useful for applications such as motion control, smart appliances, steppers, encoders, tachometers, limit switches, power supply and control, automotive control, engine management, noise suppression, remote utility metering, industrial control for power, lighting, and automation.

The DSP56800 core is based on a Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C/C++ Compilers to enable rapid development of optimized control applications.

The DSP56F807 supports program execution from either internal or external memories. Two data operands can be accessed from the on-chip data RAM per instruction cycle. The DSP56F807 also provides two external dedicated interrupt lines and up to 32 General Purpose Input/Output (GPIO) lines, depending on peripheral configuration.

The DSP56F807 DSP controller includes 60K, 16-bit words of program flash and 8K words of data flash (each programmable through the JTAG port) with 2K words of program RAM and 4K words of data RAM. It also supports program execution from external memory.

A total of 2K words of Boot Flash is incorporated for easy customer-inclusion of field-programmable

software routines that can be used to program the main program and data flash memory areas. Both program and data flash memories can be independently bulk erased or erased in page sizes of 256 words. The Boot Flash memory can also be either bulk or page erased.

A key application-specific feature of the DSP56F807 is the inclusion of two Pulse Width Modulator (PWM) modules. These modules each incorporate three complementary, individually programmable PWM signal outputs (each module is also capable of supporting six independent PWM functions for a total of 12 PWM outputs) to enhance motor control functionality. Complementary operation permits programmable deadtime insertion, distortion correction via current sensing by software, and separate top and bottom output polarity control. The up-counter value is programmable to support a continuously variable PWM frequency. Edge and center aligned synchronous pulse width control (0% to 100% modulation) is supported. The device is capable of controlling most motor types: ACIM (AC Induction Motors), both BDC and BLDC (Brush and Brushless DC motors), SRM and VRM (Switched and Variable Reluctance Motors), and stepper motors. The PWMs incorporate fault protection and cycle-by-cycle current limiting with sufficient output drive capability to directly drive standard optoisolators. A "smoke-inhibit", write-once protection feature for key parameters is also included. A patented PWM waveform distortion correction circuit is also provided. Each PWM is double-buffered and includes interrupt controls to permit integral reload rates to be programmable from 1 to 16. The PWM modules provide a reference output to synchronize the analog-to-digital converters.

The DSP56F807 incorporates two separate Quadrature Decoders capable of capturing all four transitions on the two-phase inputs, permitting generation of a number proportional to actual position. Speed computation capabilities accommodate both fast and slow moving shafts. An integrated watchdog timer in the Quadrature Decoder can be programmed with a timeout value to alarm when no shaft motion is detected. Each input is filtered to ensure only true transitions are recorded.

This DSP controller also provides a full set of standard programmable peripherals that include two Serial Communications Interfaces (SCI), one Serial Peripheral Interface (SPI), and four Quad Timers. Any of these interfaces can be used as General-Purpose Input/Outputs (GPIO) if that function is not required. A Controller Area Network interface (CAN Version 2.0 A/B compliant), an internal interrupt controller, and 14 dedicated GPIO lines are also included on the DSP56F807.

### 1.3 "Best in Class" Development Environment

The SDK (Software Development Kit) provides fully debugged peripheral drivers, libraries and interfaces that allow programmers to create their unique C application code independent of component architecture. The CodeWarrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards support concurrent engineering. Together, the SDK, CodeWarrior, and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

#### 1.4 Product Documentation

The four documents listed in **Table 1** are required for a complete description and proper design with the DSP56F807. Documentation is available from local Motorola distributors, Motorola semiconductor sales offices, Motorola Literature Distribution Centers, or online at http://www.motorola.com/semiconductors/dsp.

Table 1. DSP56F807 Chip Documentation

Topic	Description	Order Number
DSP56800 Family Manual	Detailed description of the DSP56800 family architecture, and 16-bit DSP core processor and the instruction set	DSP56800FM/D
DSP56F801/803/805/807 User's Manual	Detailed description of memory, peripherals, and interfaces of the DSP56F801, DSP56F803, DSP56F805, and DSP56F807	DSP56F801-7UM/D
DSP56F807 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	DSP56F807/D
DSP56F807 Product Brief	Summary description and block diagram of the DSP56F807 core, memory, peripherals and interfaces	DSP56F807PB/D

#### 1.5 Data Sheet Conventions

This data sheet uses the following conventions:

OVERBAR This is used to indicate a signal that is active when pulled low. For example, the RESET pin is active when low.

"asserted" A high true (active high) signal is high or a low true (active low) signal is low.

"deasserted" A high true (active high) signal is low or a low true (active low) signal is high.

Examples:	Signal/Symbol	Logic State	Signal State	Voltage <sup>1</sup>
	PIN	True	Asserted	$V_{IL}/V_{OL}$
	PIN	False	Deasserted	$V_{IH}/V_{OH}$
	PIN	True	Asserted	$V_{IH}/V_{OH}$
	PIN	False	Deasserted	$V_{IL}/V_{OL}$

1. Values for  $V_{IL},\,V_{OL},\,V_{IH},\,$  and  $V_{OH}$  are defined by individual product specifications.

## Part 2 Signal/Connection Descriptions

### 2.1 Introduction

The input and output signals of the DSP56F807 are organized into functional groups, as shown in **Table 2** and as illustrated in **Figure 2**. In **Table 3** through **Table 19**, each table row describes the signal or signals present on a pin.

**Table 2. Functional Group Pin Allocations** 

Functional Group	Number of Pins	Detailed Description
Power (V <sub>DD</sub> or V <sub>DDA</sub> )	11	Table 3
Ground (V <sub>SS</sub> or V <sub>SSA</sub> )	13	Table 4
Supply Capacitors & V <sub>PP</sub>	4	Table 5
PLL and Clock	3	Table 6
Address Bus <sup>1</sup>	16	Table 7
Data Bus	16	Table 8
Bus Control	4	Table 9
Interrupt and Program Control	5	Table 10
Dedicated General Purpose Input/Output	14	Table 11
Pulse Width Modulator (PWM) Ports	26	Table 12
Serial Peripheral Interface (SPI) Port <sup>1</sup>	4	Table 13
Quadrature Decoder Ports <sup>2</sup>	8	Table 14
Serial Communications Interface (SCI) Ports <sup>1</sup>	4	Table 15
CAN Port	2	Table 16
Analog to Digital Converter (ADC) Ports	20	Table 17
Quad Timer Module Ports	6	Table 18
JTAG/On-Chip Emulation (OnCE)	6	Table 19

<sup>1.</sup> Alternately, GPIO pins

<sup>2.</sup> Alternately, Quad Timer pins




Figure 2. DSP56F807 Signals Identified by Functional Group<sup>1</sup>

<sup>1.</sup> Alternate pin functionality is shown in parenthesis.

## 2.2 Power and Ground Signals

#### **Table 3. Power Inputs**

No. of Pins	Signal Name	Signal Description
8	V <sub>DD</sub>	$ \begin{array}{c} \textbf{Power} - \text{These pins provide power to the internal structures of the chip, and} \\ \text{should all be attached to V}_{\text{DD.}} \end{array} $
3	V <sub>DDA</sub>	<b>Analog Power</b> —This pin is a dedicated power pin for the analog portion of the chip and should be connected to a low noise 3.3V supply.

#### Table 4. Grounds

No. of Pins	Signal Name	Signal Description	
9	V <sub>SS</sub>	<b>GND</b> —These pins provide grounding for the internal structures of the chip and should all be attached to V <sub>SS</sub> .	
3	V <sub>SSA</sub>	Analog Ground—This pin supplies an analog ground.	
1	TCS	<b>TCS</b> —This Schmitt pin is reserved for factory use and must be tied to V <sub>SS</sub> for normal use. In block diagrams, this pin is considered an additional V <sub>SS</sub> .	

### **Table 5. Supply Capacitors and VPP**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	VCAPC	Supply	Supply	VCAPC - Connect each pin to a 2.2uF bypass capacitor in order to bypass the core logic voltage regulator (required for proper chip operation). For more information, please refer to Section 5.2
1	VPP	Input	Input	<b>VPP -</b> This pin should be left unconnected as an open circuit for normal functionality.
1	VPP <sub>2</sub>	Input	Input	VPP <sub>2</sub> - This pin should be left unconnected as an open circuit for normal functionality.

## 2.3 Clock and Phase Locked Loop Signals

#### Table 6. PLL and Clock

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	EXTAL	Input	Input	<b>External Crystal Oscillator Input</b> —This input should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to <b>Section 3.5</b> .
1	XTAL	Input/ Output	Chip-driven	Crystal Oscillator Output—This output should be connected to an 8MHz external crystal or ceramic resonator. For more information, please refer to Section 3.5.  This pin can also be connected to an external clock source. For more information, please refer to Section 3.5.2.

**Table 6. PLL and Clock (Continued)** 

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
1	CLKO	Output	Chip-driven	Clock Output—This pin outputs a buffered clock signal. By programming the CLOKSEL[4:0] bits in the CLKO Select Register (CLKOSR), the user can select between outputting a version of the signal applied to XTAL and a version of the DSP master clock at the output of the PLL. The clock frequency on this pin can also be disabled by programming the CLOKSEL[4:0] bits in CLKOSR.

## 2.4 Address, Data, and Bus Control Signals

### **Table 7. Address Bus Signals**

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	A0-A5	Output	Tri-stated	Address Bus—A0–A5 specify the address for external program or data memory accesses.
2	A6-A7	Output	Tri-stated	Address Bus—A6–A7 specify the address for external program or data memory accesses.
	GPIOE2- GPIOE3	Input/ Output	Input	Port E GPIO—These two General Purpose I/O (GPIO) pins can individually be programmed as input or output pins.
				After reset, the default state is Address Bus.
8	A8-A15	Output	Tri-stated	Address Bus—A8–A15 specify the address for external program or data memory accesses.
	GPIOA0- GPIOA7	Input/ Output	Input	Port A GPIO—These eight General Purpose I/O (GPIO) pins can be individually programmed as input or output pins.
				After reset, the default state is Address Bus.

#### **Table 8. Data Bus Signals**

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
16	D0-D15	Input/ Output	Tri-stated	<b>Data Bus</b> — D0–D15 specify the data for external program or data memory accesses. D0–D15 are tri-stated when the external bus is inactive. Internal pullups may be active.

**Table 9. Bus Control Signals** 

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	PS	Output	Tri-stated	<b>Program Memory Select</b> —PS is asserted low for external program memory access.
1	DS	Output	Tri-stated	Data Memory Select—DS is asserted low for external data memory access.
1	WR	Output	Tri-stated	Write Enable—WR is asserted during external memory write cycles. When WR is asserted low, pins D0–D15 become outputs and the DSP puts data on the bus. When WR is deasserted high, the external data is latched inside the external device. When WR is asserted, it qualifies the A0–A15, PS, and DS pins. WR can be connected directly to the WE pin of a Static RAM.
1	RD	Output	Tri-stated	Read Enable—RD is asserted during external memory read cycles. When RD is asserted low, pins D0–D15 become inputs and an external device is enabled onto the DSP data bus. When RD is deasserted high, the external data is latched inside the DSP. When RD is asserted, it qualifies the A0–A15, PS, and DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.

## 2.5 Interrupt and Program Control Signals

**Table 10. Interrupt and Program Control Signals** 

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	IRQA	Input (Schmitt)	Input	<b>External Interrupt Request A</b> —The IRQA input is a synchronized external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.
1	IRQB	Input (Schmitt)	Input	<b>External Interrupt Request B</b> —The IRQB input is an external interrupt request that indicates that an external device is requesting service. It can be programmed to be level-sensitive or negative-edge-triggered.
1	RSTO	Output	Output	Reset Output—This output reflects the internal reset state of the chip.

**Table 10. Interrupt and Program Control Signals (Continued)** 

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	RESET	Input (Schmitt)	Input	Reset—This input is a direct hardware reset on the processor. When RESET is asserted low, the DSP is initialized and placed in the Reset state. A Schmitt trigger input is used for noise immunity. When the RESET pin is deasserted, the initial chip operating mode is latched from the EXTBOOT pin. The internal reset signal will be deasserted synchronous with the internal clocks, after a fixed number of internal clocks.  To ensure complete hardware reset, RESET and TRST should be asserted together. The only exception occurs in a debugging environment when a hardware DSP reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert TRST.
1	EXTBOOT	Input (Schmitt)	Input	<b>External Boot</b> —This input is tied to VDD to force device to boot from off-chip memory. Otherwise, it is tied to VSS.

### 2.6 GPIO Signals

Table 11. Dedicated General Purpose Input/Output (GPIO) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
8	GPIOB0- GPIOB7	Input or Output	Input	Port B GPIO—These eight pins are dedicated General Purpose I/O (GPIO) pins that can individually be programmed as input or output pins.  After reset, the default state is GPIO input.
6	GPIOD0- GPIOD5	Input or Output	Input	Port D GPIO—These six pins are dedicated GPIO pins that can individually be programmed as an input or output pins.  After reset, the default state is GPIO input.

### 2.7 Pulse Width Modulator (PWM) Signals

Table 12. Pulse Width Modulator (PWMA and PWMB) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
6	PWMA0-5	Output	Tri- stated	PWMA0-5— Six PWMA output pins.
3	ISA0-2	Input (Schmitt)	Input	<b>ISA0-2</b> — These three input current status pins are used for top/bottom pulse width correction in complementary channel operation for PWMA.
4	FAULTA0-3	Input (Schmitt)	Input	<b>FAULTA0-3</b> — These Fault input pins are used for disabling selected PWMA outputs in cases where fault conditions originate off-chip.
6	PWMB0-5	Output	Output	PWMB0-5— Six PWMB output pins.

Table 12. Pulse Width Modulator (PWMA and PWMB) Signals (Continued)

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
3	ISB0-2	Input (Schmitt)	Input	<b>ISB0-2</b> — These three input current status pins are used for top/bottom pulse width correction in complementary channel operation for PWMB.
4	FAULTB0-3	Input (Schmitt)	Input	<b>FAULTB0-3</b> — These four Fault input pins are used for disabling selected PWMB outputs in cases where fault conditions originate off-chip.

## 2.8 Serial Peripheral Interface (SPI) Signals

#### Table 13. Serial Peripheral Interface (SPI) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	MISO	Input/ Output	Input	SPI Master In/Slave Out (MISO)—This serial data pin is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.
	GPIOE6	Input/ Output	Input	Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.  After reset, the default state is MISO.
1	MOSI	Input/ Output	Input	SPI Master Out/Slave In (MOSI)—This serial data pin is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data.
	GPIOE5	Input/ Output	Input	Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.  After reset, the default state is MOSI.
1	SCLK	Input/ Output	Input	SPI Serial Clock—In master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.
	GPIOE4	Input/ Output	Input	Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.  After reset, the default state is SCLK.
1	SS	Input	Input	SPI Slave Select—In master mode, this pin is used to arbitrate multiple masters. In slave mode, this pin is used to select the slave.
	GPIOE7	Input/ Output	Input	Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.
				After reset, the default state is SS.

### 2.9 Quadrature Decoder Signals

Table 14. Quadrature Decoder (Quad Dec0 and Quad Dec1) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	PHASEA0	Input	Input	Phase A—Quadrature Decoder #0 PHASEA input
	TA0	Input/Output	Input	TA0—Timer A Channel 0
1	PHASEB0	Input	Input	Phase B—Quadrature Decoder #0 PHASEB input
	TA1	Input/Output	Input	TA1—Timer A Channel 1
1	INDEX0	Input	Input	Index—Quadrature Decoder #0 INDEX input
	TA2	Input/Output	Input	TA2—Timer A Channel 2
1	HOME0	Input	Input	Home—Quadrature Decoder #0 HOME input
	TA3	Input/Output	Input	TA3—Timer A Channel 3
1	PHASEA1	Input	Input	Phase A—Quadrature Decoder #1 PHASEA input
	ТВ0	Input/Output	Input	TB0—Timer B Channel 0
1	PHASEB1	Input	Input	Phase B—Quadrature Decoder #1 PHASEB input
	TB1	Input/Output	Input	TB1—Timer B Channel 1
1	INDEX1	Input	Input	Index—Quadrature Decoder #1 INDEX input
	TB2	Input/Output	Input	TB2—Timer B Channel 2
1	HOME1	Input	Input	Home—Quadrature Decoder #1 HOME input
	ТВ3	Input/Output	Input	TB3—Timer B Channel 3

## 2.10 Serial Communications Interface (SCI) Signals

### Table 15. Serial Communications Interface (SCI0 and SCI1) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	TXD0	Output	Input	Transmit Data (TXD0)—transmit data output
	GPIOE0	Input/ Output	Input	Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.
				After reset, the default state is SCI output.

Table 15. Serial Communications Interface (SCI0 and SCI1) Signals (Continued)

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	RXD0	Input	Input	Receive Data (RXD0)— receive data input
	GPIOE1	Input/ Output	Input	Port E GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.
				After reset, the default state is SCI input.
1	TXD1	Output	Input	Transmit Data (TXD1)—transmit data output
	GPIOD6	Input/ Output	Input	Port D GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.
				After reset, the default state is SCI output.
1	RXD1	Input	Input	Receive Data (RXD1)— receive data input
	GPIOD7	Input/ Output	Input	Port D GPIO—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin.
				After reset, the default state is SCI input.

## 2.11 CAN Signals

**Table 16. CAN Module Signals** 

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	MSCAN_RX	Input (Schmitt)	Input	MSCAN Receive Data—MSCAN input. This pin has an internal pull-up resistor.
1	MSCAN_TX	Output	Output	MSCAN Transmit Data—MSCAN output. CAN output is open-drain output and pull-up resistor is needed.

## 2.12 Analog-to-Digital Converter (ADC) Signals

**Table 17. Analog to Digital Converter Signals** 

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
4	ANA0-3	Input	Input	ANA0-3—Analog inputs to ADCA channel 1
4	ANA4-7	Input	Input	ANA4-7—Analog inputs to ADCA channel 2
1	VREF	Input	Input	$ \begin{array}{c} \textbf{VREF} \color{red} Analog \ reference \ voltage \ for \ ADC. \ Must \ be \ set \ to \\ V_{DDA} -0.3V \ for \ optimal \ performance. \end{array} $
4	ANB0-3	Input	Input	ANB0-3—Analog inputs to ADCB, channel 1
4	ANB4-7	Input	Input	ANB4-7—Analog inputs to ADCB, channel 2

15

**Table 17. Analog to Digital Converter Signals** 

No. of	Signal	Signal	State During	Signal Description
Pins	Name	Type	Reset	
1	VREF <sub>2</sub>	Input	Input	VREF <sub>2</sub> —Analog reference voltage for ADC. Must be set to V <sub>DDA</sub> -0.3V for optimal performance.

## 2.13 Quad Timer Module Signals

**Table 18. Quad Timer Module Signals** 

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
2	TC0-1	Input/Output	Input	TC0-1—Timer C Channels 0 and 1
4	TD0-3	Input/Output	Input	<b>TD0-3</b> —Timer D Channels 0, 1, 2, and 3

### 2.14 JTAG/OnCE

### Table 19. JTAG/On-Chip Emulation (OnCE) Signals

No. of Pins	Signal Name	Signal Type	State During Reset	Signal Description
1	TCK	Input (Schmitt)	Input, pulled low internally	<b>Test Clock Input</b> —This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/OnCE port. The pin is connected internally to a pull-down resistor.
1	TMS	Input (Schmitt)	Input, pulled high internally	<b>Test Mode Select Input</b> —This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
1	TDI	Input (Schmitt)	Input, pulled high internally	Test Data Input—This input pin provides a serial input data stream to the JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.
1	TDO	Output	Tri-stated	<b>Test Data Output</b> —This tri-statable output pin provides a serial output data stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR controller states, and changes on the falling edge of TCK.
1	TRST	Input (Schmitt)	Input, pulled high internally	Test Reset—As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, TRST should be asserted at power-up and whenever RESET is asserted. The only exception occurs in a debugging environment when a hardware DSP reset is required and it is necessary not to reset the OnCE/JTAG module. In this case, assert RESET, but do not assert TRST.
1	DE	Output	Output	<b>Debug Event</b> —DE provides a low pulse on recognized debug events.

### Part 3 Specifications

#### 3.1 General Characteristics

The DSP56F807 is fabricated in high-density CMOS with 5-volt tolerant TTL-compatible digital inputs. The term "5-volt tolerant" refers to the capability of an I/O pin, built on a 3.3V compatible process technology, to withstand a voltage up to 5.5V without damaging the device. Many systems have a mixture of devices designed for 3.3V and 5V power supplies. In such sytems, a bus may carry both 3.3V and 5V-compatible I/O voltage levels (a standard 3.3V I/O is designed to receive a maximum voltage of  $3.3V \pm 10\%$  during normal operation without causing damage). This 5V tolerant capability therefore offers the power savings of 3.3V I/O levels while being able to receive 5V levels without being damaged.

Absolute maximum ratings given in **Table 20** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The DSP56F807 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

#### **CAUTION**

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Table 20. Absolute Maximum Ratings

Characteristic	Symbol	Min	Max	Unit
Supply voltage	V <sub>DD</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 4.0	V
All other input voltages, excluding Analog inputs	V <sub>IN</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 5.5V	V
Analog inputs, ANA0-7 and VREF	V <sub>IN</sub>	V <sub>SSA</sub> - 0.3	V <sub>DDA</sub> + 0.3	V
Analog inputs EXTAL and XTAL	V <sub>IN</sub>	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 3.0	V
Current drain per pin excluding V <sub>DD</sub> , V <sub>SS</sub> , PWM outputs, TCS, VPP, VDDA, VSSA	I	_	10	mA

**Table 21. Recommended Operating Conditions** 

Characteristic	Symbol	Min	Тур	Max	Unit
Supply voltage, digital	V <sub>DD</sub>	3.0	3.3	3.6	V
Supply Voltage, analog	$V_{DDA}$	3.0	3.3	3.6	V
ADC reference voltage	VREF	2.7	_	$V_{DDA}$	V
Ambient operating temperature	T <sub>A</sub>	-40	_	85	°C

Table 22. Thermal Characteristics<sup>6</sup>

			Va	alue		
Characteristic	Comments	Symbol	160-pin LQFP	160 MBGA	Unit	Notes
Junction to ambient Natural convection		$R_{ heta JA}$	38.5	63.4	°C/W	2
Junction to ambient (@1m/sec)		$R_{ heta JMA}$	35.4	60.3	°C/W	2
Junction to ambient Natural convection	Four layer board (2s2p)	R <sub>θJMA</sub> (2s2p)	33	49.9	°C/W	1,2
Junction to ambient (@1m/sec)	Four layer board (2s2p)	R <sub>θJMA</sub>	31.5	46.8	°C/W	1,2
Junction to case		$R_{ heta JC}$	8.6	8.1	°C/W	3
Junction to center of case		$\Psi_{JT}$	0.8	0.6	°C/W	4, 5
I/O pin power dissipation		P <sub>I/O</sub>	User Determined		W	
Power dissipation		P <sub>D</sub>	$P_D = (I_{DD})$	( V <sub>DD</sub> + P <sub>I/O</sub> )	W	
Junction to center of case		P <sub>DMAX</sub>	(TJ - T	-A) /θJA	°C	

#### **Notes:**

- 1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
- 2. Junction to ambient thermal resistance, Theta-JA ( $R_{\theta JA}$ ) was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p where s is the number of signal layers and p is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
- 3. Junction to case thermal resistance, Theta-JC ( $R_{\theta JC}$ ), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the "case" temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.

- 4. Thermal Characterization Parameter, Psi-JT ( $\Psi_{JT}$ ), is the "resistance" from junction to reference point thermocouple on top center of case as defined in JESD51-2.  $\Psi_{JT}$  is a useful value to use to estimate junction temperature in steady state customer environments.
- 5. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 6. See Section 5.1 from more details on thermal design considerations.

#### 3.2 DC Electrical Characteristics

#### **Table 23. DC Electrical Characteristics**

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{op} = 80$ MHz

Characteristic	Symbol	Min	Тур	Max	Unit
Input high voltage (XTAL/EXTAL)	V <sub>IHC</sub>	2.25	_	2.75	V
Input low voltage (XTAL/EXTAL)	V <sub>ILC</sub>	0	-	0.5	V
Input high voltage (Schmitt trigger inputs) <sup>1</sup>	V <sub>IHS</sub>	2.2	_	5.5	V
Input low voltage (Schmitt trigger inputs) <sup>1</sup>	V <sub>ILS</sub>	-0.3		0.8	V
Input high voltage (all other digital inputs)	V <sub>IH</sub>	2.0	-	5.5	V
Input low voltage (all other digital inputs)	V <sub>IL</sub>	-0.3	-	0.8	V
Input current high (pullup/pulldown resistors disabled, $V_{\rm IN} = V_{\rm DD}$ )	I <sub>IH</sub>	-1	_	1	μА
Input current low (pullup/pulldown resistors disabled, V <sub>IN</sub> =V <sub>SS</sub> )	I <sub>IL</sub>	-1	_	1	μА
Input current high (with pullup resistor, V <sub>IN</sub> =V <sub>DD</sub> )	I <sub>IHPU</sub>	-1		1	μА
Input current low (with pullup resistor, V <sub>IN</sub> =V <sub>SS</sub> )	I <sub>ILPU</sub>	-210	-	-50	μА
Input current high (with pulldown resistor, V <sub>IN</sub> =V <sub>DD</sub> )	I <sub>IHPD</sub>	20	_	180	μА
Input current low (with pulldown resistor, V <sub>IN</sub> =V <sub>SS</sub> )	I <sub>ILPD</sub>	-1	_	1	μА
Nominal pullup or pulldown resistor value	R <sub>PU</sub> , R <sub>PD</sub>		30		ΚΩ
Input current high (analog inputs, V <sub>IN</sub> =V <sub>DDA</sub> ) <sup>2</sup>	I <sub>IHA</sub>	-15	_	15	μА
Input current low (analog inputs, V <sub>IN</sub> =V <sub>SSA</sub> ) <sup>3</sup>	I <sub>ILA</sub>	-15	_	15	μА
Output High Voltage (at IOH)	V <sub>OH</sub>	V <sub>DD</sub> - 0.7	_		V
Output Low Voltage (at IOL)	V <sub>OL</sub>	_	_	0.4	V
Output source current	I <sub>OH</sub>	4	_	_	mA
Output source current	I <sub>OL</sub>	4	_	_	mA

#### Table 23. DC Electrical Characteristics (Continued)

Operating Conditions:  $V_{SS} = V_{SSA} = 0 \text{ V}, V_{DD} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}, C_L \le 50 \text{pF}, f_{op} = 80 \text{MHz}$ 

Characteristic	Symbol	Min	Тур	Max	Unit
PWM pin output source current <sup>3</sup>	I <sub>OHP</sub>	10	_		mA
PWM pin output sink current <sup>4</sup>	I <sub>OLP</sub>	16	_	_	mA
Input capacitance	C <sub>IN</sub>	_	8	_	pF
Output capacitance	C <sub>OUT</sub>	_	12	_	pF
V <sub>DD</sub> supply current	I <sub>DDT</sub> <sup>5</sup>				
Run <sup>6</sup>		_	195	220	mA
Wait <sup>7</sup>		_	170	200	mA
Stop		_	115	145	mA
Low Voltage Interrupt, external power supply <sup>8</sup>	V <sub>EIO</sub>	2.4	2.7	3.0	V
Low Voltage Interrupt, internal power supply <sup>9</sup>	V <sub>EIC</sub>	2.0	2.2	2.4	V
Power on Reset <sup>10</sup>	V <sub>POR</sub>		1.7	2.0	V

- 1. Schmitt Trigger inputs are: EXTBOOT, IRQA, IRQB, RESET, TCS, ISA0-2, FAULTA0-3, ISB0-2, FAULTB0-3, TCK, TRST, TMS, TDI, and MSCAN\_RX
- 2. Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.
- 3. PWM pin output source current measured with 50% duty cycle.
- 4. PWM pin output sink current measured with 50% duty cycle.
- 5.  $I_{DDT} = I_{DD} + I_{DDA}$  (Total supply current for  $V_{DD} + V_{DDA}$ )
- 6. Run (operating)  $I_{DD}$  measured using 8MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as inputs; measured with all modules enabled.
- 7. Wait  $I_{DD}$  measured using external square wave clock source ( $f_{osc} = 8MHz$ ) into XTAL; all inputs 0.2V from rail; no DC loads; less than 50pF on all outputs .  $C_L = 20pF$  on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait  $I_{DD}$ ; measured with PLL enabled.
- 8. This low voltage interrupt monitors the  $V_{DDA}$  external power supply.  $V_{DDA}$  is generally connected to the same potential as  $V_{DD}$  via separate traces. If  $V_{DDA}$  drops below  $V_{EIO}$ , an interrupt is generated. Functionality of the device is guaranteed under transient conditions when  $V_{DDA} \ge V_{EIO}$  (between the minimum specified  $V_{DD}$  and the point when the  $V_{EIO}$  interrupt is generated).
- 9. This low voltage interrupt monitors the internally regulated core power supply. If the output from the internal voltage is regulator drops below  $V_{EIC}$ , an interrupt is generated. Since the core logic supply is internally regulated, this interrupt will not be generated unless the external power supply drops below the minimum specified value (3.0V).
- 10. Power—on reset occurs whenever the internally regulated 2.5V digital supply drops below 1.5V typical. While power is ramping up, this signal remains active for as long as the internal 2.5V is below 1.5V typical no matter how long the ramp up rate is. The internally regulated voltage is typically 100 mV less than  $V_{DD}$  during ramp up until 2.5V is reached, at which time it self regulates.





Figure 3. Maximum Run IDD vs. Frequency (see Note 6. in Table 16)

### 3.3 AC Electrical Characteristics

Timing waveforms in Section 3.3 are tested using the  $V_{IL}$  and  $V_{IH}$  levels specified in the DC Characteristics table. In Figure 4 the levels of  $V_{IH}$  and  $V_{IL}$  for an input signal are shown.



Note: The midpoint is  $V_{IL}$  +  $(V_{IH} - V_{IL})/2$ .

Figure 4. Input Signal Measurement References

**Figure 5** shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state.
- Tri-stated, when a bus or signal is placed in a high impedance state.
- Data Valid state, when a signal level has reached V<sub>OL</sub> or V<sub>OH</sub>.
- Data Invalid state, when a signal level is in transition between V<sub>OL</sub> and V<sub>OH</sub>.




Figure 5. Signal States

## 3.4 Flash Memory Characteristics

### **Table 24. Flash Memory Truth Table**

Mode	XE <sup>1</sup>	YE <sup>2</sup>	SE <sup>3</sup>	OE <sup>4</sup>	PROG <sup>5</sup>	ERASE <sup>6</sup>	MAS1 <sup>7</sup>	NVSTR <sup>8</sup>
Standby	L	L	L	L	L	L	L	L
Read	Н	Н	Н	Н	L	L	L	L
Word Program	Н	Н	L	L	Н	L	L	Н
Page Erase	Н	L	L	L	L	Н	L	Н
Mass Erase	Н	L	L	L	L	Н	Н	Н

- 1. X address enable, all rows are disabled when XE=0
- 2. Y address enable, YMUX is disabled when YE=0
- 3. Sense amplifier enable
- 4. Output enable, tri-state flash data out bus when OE=0
- 5. Defines program cycle
- 6. Defines erase cycle
- 7. Defines mass erase cycle, erase whole block
- 8. Defines non-volatile store cycle

**Table 25. IFREN Truth Table** 

Mode	IFREN=1	IFREN=0		
Read	Read information block	Read main memory block		
Word program	Program information block	Program main memory block		
Page erase	Erase information block	Erase main memory block		
Mass erase	Erase both block	Erase main memory block		

#### **Table 26. Flash Timing Parameters**

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$ V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF

Characteristic	Symbol	Min	Тур	Max	Unit	Figure
Program time	Tprog*	20	_	-	us	Figure 6
Erase time	Terase*	20	_	_	ms	Figure 7
Mass erase time	Tme*	100	-	-	ms	Figure 8
Endurance <sup>1</sup>	E <sub>CYC</sub>	10,000	20,000	_	cycles	
Data Retention <sup>1</sup> @ 5000 cycles	D <sub>RET</sub>	10	30	_	years	

The following parameters should only be used in the Manual Word Programming Mode

PROG/ERASE to NVSTR set up time	Tnvs*	_	5	_	us	Figure 6, Figure 7, Figure 8
NVSTR hold time	Tnvh*	_	5	-	us	Figure 6, Figure 7
NVSTR hold time (mass erase)	Tnvh1*	-	100	-	us	Figure 8
NVSTR to program set up time	T <sub>pgs*</sub>	-	10	-	us	Figure 6
Recovery time	Trcv*	_	1	_	us	Figure 6, Figure 7, Figure 8
Cumulative program HV period <sup>2</sup>	Thv	-	3	_	ms	Figure 6
Program hold time <sup>3</sup>	Tpgh	_	_	_		Figure 6
Address/data set up time <sup>3</sup>	Tads	-	_	-		Figure 6
Address/data hold time <sup>3</sup>	Tadh	_	_	-		Figure 6

- 1. One cycle is equal to an erase program and read.
- 2. The is the cumulative high voltage programming time to the same row before next erase. The same address cannot be programmed twice before next erase.
- 3. Parameters are guaranteed by design in smart programming mode and must be one cycle or greater.

<sup>\*</sup>The flash interface unit provides registers for the control of these parameters.




Figure 6. Flash Program Cycle




Figure 7. Flash Erase Cycle




Figure 8. Flash Mass Erase Cycle

### 3.5 External Clock Operation

The DSP56F807 system clock can be derived from an external crystal or an external system clock signal. To generate a reference frequency using the internal oscillator, a reference crystal must be connected between the EXTAL and XTAL pins.

#### 3.5.1 Crystal Oscillator

The internal oscillator is also designed to interface with a parallel-resonant crystal resonator in the frequency range specified for the external crystal in **Table 28**. In **Figure 9** a typical crystal oscillator circuit is shown. Follow the crystal supplier's recommendations when selecting a crystal, since crystal parameters determine the component values required to provide maximum stability and reliable start-up. The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL pins to minimize output distortion and start-up stabilization time.




Figure 9. Connecting to a Crystal Oscillator

#### 3.5.2 Ceramic Resonator

It is also possible to drive the internal oscillator with a ceramic resonator, assuming the overall system design can tolerate the reduced signal integrity. In **Figure 10**, a typical ceramic resonator circuit is shown. Refer to supplier's recommendations when selecting a ceramic resonator and associated components. The resonator and components should be mounted as close as possible to the EXTAL and XTAL pins.




Figure 10. Connecting a Ceramic Resonator

**Note:** Motorola recommends only two terminal ceramic resonators vs. three terminal resonators (which contain an internal bypass capacitor to ground).

#### 3.5.3 External Clock Source

The recommended method of connecting an external clock is given in **Figure 11**. The external clock source is connected to XTAL and the EXTAL pin is grounded.





Figure 11. Connecting an External Clock Signal

## Table 27. External Clock Operation Timing Requirements<sup>5</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation (external clock driver) <sup>1</sup>	f <sub>osc</sub>	0	_	80	MHz
Clock Pulse Width <sup>2</sup> , <sup>3</sup>	t <sub>PW</sub>	6.25	_	_	ns

- 1. See Figure 11 for details on using the recommended connection of an external clock driver.
- 2. The high or low pulse width must be no smaller than 6.25 ns or the chip will not function.
- 3. Parameters listed are guaranteed by design.



Note: The midpoint is  $V_{IL} + (V_{IH} - V_{IL})/2$ .

26

Figure 12. External Clock Timing

# 3.5.4 Phase Locked Loop Timing Table 28. PLL Timing

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C

Characteristic	Symbol	Min	Тур	Max	Unit
External reference crystal frequency for the PLL <sup>1</sup>	f <sub>osc</sub>	4	8	10	MHz
PLL output frequency <sup>2</sup>	f <sub>out</sub> /2	40	_	110	MHz
PLL stabilization time <sup>3</sup> 0° to +85°C	t <sub>plls</sub>	_	1	10	ms
PLL stabilization time <sup>3</sup> -40° to 0°C	t <sub>plls</sub>	_	100	200	ms

- 1. An externally supplied reference clock should be as free as possible from any phase jitter for the PLL to work correctly. The PLL is optimized for 8MHz input crystal.2.
- 2. ZCLK may not exceed 80MHz. For additional information on ZCLK and  $f_{out}/2$ , please refer to the OCCS chapter in the User Manual. ZCLK =  $f_{op}$
- 3. This is the minimum time required after the PLL setup is changed to ensure reliable operation.

## 3.6 External Bus Asynchronous Timing

Table 29. External Bus Asynchronous Timing<sup>1,2</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{op} = 80$ MHz

Characteristic	Symbol	Min	Max	Unit
Address Valid to WR Asserted	t <sub>AWR</sub>	6.5	_	ns
WR Width Asserted Wait states = 0 Wait states > 0	t <sub>WR</sub>	7.5 (T*WS)+7.5		ns ns
WR Asserted to D0-D15 Out Valid	t <sub>WRD</sub>	_	T + 4.2	ns
Data Out Hold Time from WR Deasserted	t <sub>DOH</sub>	4.8	_	ns
Data Out Set Up Time to $\overline{\text{WR}}$ Deasserted Wait states = 0 Wait states > 0	t <sub>DOS</sub>	2.2 (T*WS)+6.4		ns ns
RD Deasserted to Address Not Valid	t <sub>RDA</sub>	0	_	ns
Address Valid to RD Deasserted Wait states = 0 Wait states > 0	t <sub>ARDD</sub>	18.7 (T*WS) + 18.7	_	ns ns
Input Data Hold to RD Deasserted	t <sub>DRD</sub>	0	_	ns
RD Assertion Width Wait states = 0 Wait states > 0	t <sub>RD</sub>	19 (T*WS)+19		ns ns

## Table 29. External Bus Asynchronous Timing<sup>1,2</sup> (Continued)

Operating Conditions:  $V_{SS} = V_{SSA} = 0 \text{ V}, V_{DD} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}, C_L \le 50 \text{pF}, f_{op} = 80 \text{MHz}$ 

Characteristic	Symbol	Min	Max	Unit
Address Valid to Input Data Valid Wait states = 0 Wait states > 0	t <sub>AD</sub>	_	1 (T*\\\C\).1	ns
Address Valid to RD Asserted	t <sub>ARDA</sub>	-4.4	(T*WS)+1 —	ns ns
RD Asserted to Input Data Valid Wait states = 0 Wait states > 0	t <sub>RDD</sub>		2.4 (T*WS) + 2.4	ns ns
WR Deasserted to RD Asserted	t <sub>WRRD</sub>	6.8	_	ns
RD Deasserted to RD Asserted	t <sub>RDRD</sub>	0	_	ns
WR Deasserted to WR Asserted	t <sub>WRWR</sub>	14.1	_	ns
RD Deasserted to WR Asserted	t <sub>RDWR</sub>	12.8	_	ns


<sup>1.</sup> Timing is both wait state and frequency dependent. In the formulas listed, WS = the number of wait states and

To calculate the required access time for an external memory for any frequency < 80MHz, use this formula:

Top = Clock period @ desired operating frequency

WS = Number of wait states

Memory Access Time = (Top\*WS) + (Top- 11.5)



Note: During read-modify-write instructions and internal instructions, the address lines do not change state.

Figure 13. External Bus Asynchronous Timing

T = Clock Period. For 80MHz operation, T = 12.5ns.

<sup>2.</sup> Parameters listed are guaranteed by design.


### 3.7 Reset, Stop, Wait, Mode Select, and Interrupt Timing

### Table 30. Reset, Stop, Wait, Mode Select, and Interrupt Timing<sup>1,5</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0-3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF

Characteristic	Symbol	Min	Max	Unit	See Figure
RESET Assertion to Address, Data and Control Signals High Impedance	t <sub>RAZ</sub>	_	21	ns	Figure 14
Minimum RESET Assertion Duration <sup>2</sup> OMR Bit 6 = 0 OMR Bit 6 = 1	t <sub>RA</sub>	275,000T 128T		ns ns	Figure 14
RESET De-assertion to First External Address Output	t <sub>RDA</sub>	33T	34T	ns	Figure 14
Edge-sensitive Interrupt Request Width	t <sub>IRW</sub>	1.5T	_	ns	Figure 15
IRQA, IRQB Assertion to External Data Memory Access Out Valid, caused by first instruction execution in the interrupt service routine	t <sub>IDM</sub>	_	15T	ns	Figure 16
IRQA, IRQB Assertion to General Purpose Output Valid, caused by first instruction execution in the interrupt service routine	t <sub>IG</sub>	_	16T	ns	Figure 16
IRQA Low to First Valid Interrupt Vector Address Out recovery from Wait State <sup>3</sup>	t <sub>IRI</sub>	_	13T	ns	Figure 17
IRQA Width Assertion to Recover from Stop State <sup>4</sup>	t <sub>IW</sub>	_	2T	ns	Figure 18
Delay from IRQA Assertion to Fetch of first instruction (exiting Stop)  OMR Bit 6 = 0  OMR Bit 6 = 1	t <sub>IF</sub>		275,000T 12T	ns ns	Figure 18
Duration for Level Sensitive IRQA Assertion to Cause the Fetch of First IRQA Interrupt Instruction (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	t <sub>IRQ</sub>		275,000T 12T	ns ns	Figure 19
Delay from Level Sensitive IRQA Assertion to First Interrupt Vector Address Out Valid (exiting Stop) OMR Bit 6 = 0 OMR Bit 6 = 1	t <sub>II</sub>		275,000T 12T	ns ns	Figure 19

- 1. In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5 ns.
- 2. Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two cases:
  - After power-on reset
  - When recovering from Stop state
- 3. The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the Stop state. This is not the minimum required so that the IRQA interrupt is accepted.
- 4. The interrupt instruction fetch is visible on the pins only in Mode 3.
- 5. Parameters listed are guaranteed by design.



**Figure 14. Asynchronous Reset Timing** 



Figure 15. External Interrupt Timing (Negative-Edge-Sensitive)




Figure 16. External Level-Sensitive Interrupt Timing

b) General Purpose I/O



Figure 17. Interrupt from Wait State Timing




Figure 18. Recovery from Stop State Using Asynchronous Interrupt Timing




Figure 19. Recovery from Stop State Using IRQA Interrupt Service

## 3.8 Serial Peripheral Interface (SPI) Timing

### Table 31. SPI Timing<sup>1</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{OP} = 80$ MHz

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time Master Slave	t <sub>C</sub>	50 25		ns ns	Figures 20-23
Enable lead time Master Slave	t <sub>ELD</sub>	_ 25		ns ns	Figure 23
Enable lag time Master Slave	t <sub>ELG</sub>	 100	_	ns ns	Figure 23
Clock (SCK) high time Master Slave	t <sub>CH</sub>	17.6 12.5	_	ns ns	Figures 20, 21, 22, 23
Clock (SCK) low time Master Slave	t <sub>CL</sub>	24.1 25	_	ns ns	Figure 23
Data setup time required for inputs Master Slave	t <sub>DS</sub>	20 0	_ _	ns ns	Figures 20, 21, 22, 23

## Table 31. SPI Timing<sup>1</sup> (Continued)

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{OP} = 80$ MHz

Data hold time required for inputs Master Slave	t <sub>DH</sub>	0 2		ns ns	Figures 20, 21, 22, 23
Access time (time to data active from high- impedance state) Slave	t <sub>A</sub>	4.8	15	ns	Figure 23
Disable time (hold time to high-impedance state) Slave	t <sub>D</sub>	3.7	15.2	ns	Figure 23
Data Valid for outputs Master Slave (after enable edge)	t <sub>DV</sub>	_	4.5 20.4	ns ns	Figures 20, 21, 22, 23
Data invalid Master Slave	t <sub>DI</sub>	0 0	_	ns ns	Figures 20, 21, 22, 23
Rise time Master Slave	t <sub>R</sub>	_	11.5 10.0	ns ns	Figures 20, 21, 22, 23
Fall time Master Slave	t <sub>F</sub>	_	9.7 9.0	ns ns	Figures 20, 21, 22, 23

<sup>1.</sup> Parameters listed are guaranteed by design.




Figure 20. SPI Master Timing (CPHA = 0)




Figure 21. SPI Master Timing (CPHA = 1)




Figure 22. SPI Slave Timing (CPHA = 0)




Figure 23. SPI Slave Timing (CPHA = 1)


### 3.9 Quad Timer Timing

### Table 32. Timer Timing<sup>1, 2</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{OP} = 80$ MHz

Characteristic	Symbol	Min	Max	Unit
Timer input period	P <sub>IN</sub>	4T + 6	_	ns
Timer input high/low period	P <sub>INHL</sub>	2T + 3	_	ns
Timer output period	P <sub>OUT</sub>	2T	_	ns
Timer output high/low period	P <sub>OUTHL</sub>	1T	_	ns

- 1. In the formulas listed, T = the clock cycle. For 80MHz operation, T = 12.5 ns.
- 2. Parameters listed are guaranteed by design.






Figure 24. Timer Timing

## 3.10 Quadrature Decoder Timing

### Table 33. Quadrature Decoder Timing<sup>1, 2</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0 \text{ V}, V_{DD} = V_{DDA} = 3.0-3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}, C_L \le 50 \text{pF}, f_{OP} = 80 \text{MHz}$ 

Characteristic	Symbol	Min	Max	Unit
Quadrature input period	P <sub>IN</sub>	8T + 12	_	ns
Quadrature input high/low period	$P_{HL}$	4T + 6	_	ns
Quadrature phase period	P <sub>PH</sub>	2T + 3	_	ns

<sup>1.</sup> In the formulas listed, T = the clock cycle. For 80MHz operation, T=12.5 ns.  $V_{SS} = 0 \text{ V}$ ,  $V_{DD} = 3.0-3.6 \text{ V}$ ,

2. Parameters listed are guaranteed by design.

 $T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}, C_L \le 50 \text{pF}.$ 




Figure 25. Quadrature Decoder Timing

## 3.11 Serial Communication Interface (SCI) Timing

Table 34. SCI Timing<sup>4</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0 \text{ V}, V_{DD} = V_{DDA} = 3.0 - 3.6 \text{ V}, T_A = -40^{\circ} \text{ to } +85^{\circ}\text{C}, C_L \le 50 \text{pF}, f_{OP} = 80 \text{MHz}$ 

Characteristic	Symbol	Min	Max	Unit
Baud Rate <sup>1</sup>	BR	_	(f <sub>MAX</sub> *2.5)/(80)	Mbps
RXD <sup>2</sup> Pulse Width	RXD <sub>PW</sub>	0.965/BR	1.04/BR	ns
TXD <sup>3</sup> Pulse Width	TXD <sub>PW</sub>	0.965/BR	1.04/BR	ns

- 1.  $f_{MAX}$  is the frequency of operation of the system clock in MHz.
- 2. The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.
- 3. The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.
- 4. Parameters listed are guaranteed by design.




Figure 26. RXD Pulse Width



Figure 27. TXD Pulse Width

# 3.12 Analog-to-Digital Converter (ADC) Characteristics Table 35. ADC Characteristics

Operating Conditions:  $V_{SS} = V_{SSA} = 0 \text{ V}$ ,  $V_{DD} = V_{DDA} = 3.0-3.6 \text{ V}$ ,  $V_{REF} = V_{DD}-0.3 \text{ V}$ , ADCDIV = 4, 9, or 14, (for optimal performance), ADC clock = 4MHz, 3.0–3.6 V,  $T_A = -40^{\circ}$  to +85°C,  $C_L \le 50 \text{pF}$ ,  $f_{OP} = 80 \text{MHz}$ 

Characteristic	Symbol	Min	Тур	Max	Unit
ADC input voltages	V <sub>ADCIN</sub>	0 <sup>1</sup>	_	V <sub>REF</sub> <sup>2</sup>	V
Resolution	R <sub>ES</sub>	12	_	12	Bits
Integral Non-Linearity <sup>3</sup>	INL	_	+/- 2.5	+/- 4	LSB <sup>4</sup>
Differential Non-Linearity	DNL	_	+/- 0.9	+/- 1	LSB <sup>4</sup>
Monotonicity		l	GUARANTE	ED	
ADC internal clock <sup>5</sup>	f <sub>ADIC</sub>	0.5	_	5	MHz
Conversion range	R <sub>AD</sub>	V <sub>SSA</sub>	_	$V_{DDA}$	V
Conversion time	t <sub>ADC</sub>	_	6	_	t <sub>AIC</sub> cycles <sup>6</sup>
Sample time	t <sub>ADS</sub>	_	1	_	t <sub>AIC</sub> cycles <sup>6</sup>
Input capacitance	C <sub>ADI</sub>	_	5	_	pF <sup>6</sup>
Gain Error (transfer gain) <sup>5</sup>	E <sub>GAIN</sub>	0.93	1.00	1.08	_
Total Harmonic Distortion <sup>5</sup>	THD	60	64	_	
Offset Voltage <sup>5</sup>	V <sub>OFFSET</sub>	-90	-25	+10	mV
Signal-to-Noise plus Distortion <sup>5</sup>	SINAD	55	60	_	_
Effective Number of Bits <sup>5</sup>	ENOB	9	10	_	bit
Spurious Free Dynamic Range <sup>5</sup>	SFDR	65	70	_	dB
Bandwidth	BW	_	100	_	KHz
ADC Quiescent Current (each dual ADC)	I <sub>ADC</sub>	_	50	_	mA
V <sub>REF</sub> Quiescent Current (each dual ADC)	I <sub>VREF</sub>	_	12	16.5	mA

<sup>1.</sup> For optimum ADC performance, keep the minimum  $V_{ADCIN}$  value  $\geq 25 mV$ . Inputs less than 25 mV may convert to a digital output code of 0.

- 3. Measured in 10-90% range.
- 4. LSB = Least Significant Bit.
- 5. Guaranteed by characterization.
- 6.  $t_{AIC} = 1/f_{ADIC}$

<sup>2.</sup>  $V_{REF}$  must be equal to or less than  $V_{DDA}$  and must be greater than 2.7V. For optimal ADC performance, set  $V_{REF}$  to  $V_{DDA}$ -0.3V.




Figure 28. Equivalent Analog Input Circuit

- 1. Parasitic capacitance due to package, pin to pin, and pin to package base coupling. (1.8pf)
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing. (2.04pf)
- 3. Equivalent resistance for the ESD isolation resistor and the channel select mux. (500 ohms)
- 4. Sampling capacitor at the sample and hold circuit. Capacitor 4 is normally disconnected from the input and is only connected to it at sampling time. (1pf)

### 3.13 Controller Area Network (CAN) Timing

### Table 36. CAN Timing<sup>2</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $V_{A} = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{C} \le 50$ pF, MSCAN Clock = 30MHz

Characteristic	Symbol	Min	Max	Unit
Baud Rate	BR <sub>CAN</sub>	_	1	Mbps
Bus Wakeup detection <sup>1</sup>	T <sub>WAKEUP</sub>	5	_	μs

- 1. If Wakeup glitch filter is enabled during the design initialization and also CAN is put into SLEEP mode then, any bus event (on MSCAN\_RX pin) whose duration is less than 5 microseconds is filtered away. However, a valid CAN bus wakeup detection takes place for a wakeup pulse equal to or greater than 5 microseconds. The number 5 microseconds originates from the fact that the CAN wakeup message consists of 5 dominant bits at the highest possible baud rate of 1Mbps.
- 2. Parameters listed are guaranteed by design




Figure 29. Bus Wakeup Detection

## 3.14 JTAG Timing

### Table 37. JTAG Timing<sup>1, 3</sup>

Operating Conditions:  $V_{SS} = V_{SSA} = 0$  V,  $V_{DD} = V_{DDA} = 3.0 - 3.6$  V,  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_L \le 50$ pF,  $f_{OP} = 80$ MHz

Characteristic	Symbol	Min	Max	Unit
TCK frequency of operation <sup>2</sup>	f <sub>OP</sub>	DC	10	MHz
TCK cycle time	t <sub>CY</sub>	100	_	ns
TCK clock pulse width	t <sub>PW</sub>	50	_	ns
TMS, TDI data setup time	t <sub>DS</sub>	0.4	_	ns
TMS, TDI data hold time	t <sub>DH</sub>	1.2	_	ns
TCK low to TDO data valid	t <sub>DV</sub>	_	26.6	ns
TCK low to TDO tri-state	t <sub>TS</sub>	_	23.5	ns
TRST assertion time	t <sub>TRST</sub>	50	_	ns
DE assertion time	t <sub>DE</sub>	4T	_	ns

- 1. Timing is both wait state and frequency dependent. For the values listed, T = clock cycle. For 80MHz operation, T = 12.5 ns.
- 2. TCK frequency of operation must be less than 1/8 the processor rate.
- 3. Parameters listed are guaranteed by design.




Figure 30. Test Clock Input Timing Diagram




Figure 31. Test Access Port Timing Diagram




Figure 32. TRST Timing Diagram



Figure 33. OnCE—Debug Event

### Part 4 Packaging

### 4.1 Package and Pin-Out Information DSP56F807

This section contains package and pin-out information for the DSP56F807. This device comes in two case types: low-profile quad flat pack (LQFP) or mold array process ball grid assembly (MAPBGA). **Figure 34** shows the package outline for the LQFP case, **Figure 35** shows the mechanical parameters for the LQFP case, and **Table 38** lists the pinout for the LQFP case. **Figure 36** shows the mechanical parameters for the MAPBGA case, and **Table 39** lists the pinout for the MAPBGA package.






Figure 34. Top View, DSP56F807 160-pin LQFP Package





#### NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DATUMS A, B, AND D TO BE DETERMINED WHERE THE LEADS EXIT THE PLASTIC BODY AT DATUM PLANE H.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE.
  DIMENSIONS D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN A PROTRUSION AND AN ADJACENT LEAD IS 0.07mm.



6 EXACT SHAPE OF CORNERS MAY VARY.

MILLIMETER						
MIN	MAX					
	1.60					
0.05	0.15					
1.35	1.45					
0.17	0.27					
0.17	0.23					
0.09	0.20					
0.09	0.16					
26.00 BSC						
24.00 BSC						
0.50	BSC					
26.00	BSC					
24.00	BSC					
0.45	0.75					
1.00	REF					
0.08						
0.08	0.20					
0.20						
00	7°					
0°						
11 °	13°					
11 °	13 °					
	MIN 0.05 1.35 0.17 0.17 0.09 26.00 24.00 0.50 24.00 0.45 1.00 0.08 0.08 0.20 0° 11°					


Figure 35. 160-pin LQFP Mechanical Information

Table 38. DSP56F807 LQFP Package Pin Identification by Pin Number

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	A0	41	GPIOB1	81	PWMA5	121	DE
2	A1	42	GPIOB2	82	FAULTA0	122	V <sub>SS</sub>
3	A2	43	GPIOB3	83	FAULTA1	123	ISA0
4	A3	44	GPIOB4	84	FAULTA2	124	ISA1
5	A4	45	GPIOB5	85	FAULTA3	125	ISA2
6	A5	46	GPIOB6	86	EXTBOOT	126	TD0
7	A6	47	GPIOB7	87	$V_{SSA}$	127	TD1
8	A7	48	V <sub>SS</sub>	88	$V_{DDA}$	128	TD2
9	$V_{DD}$	49	GPIOD0	89	$V_{DD}$	129	TD3
10	A8	50	GPIOD1	90	V <sub>SS</sub>	130	TC0
11	A9	51	GPIOD2	91	V <sub>SS</sub>	131	TC1
12	A10	52	GPIOD3	92	XTAL	132	TRST
13	A11	53	GPIOD4	93	EXTAL	133	TCS
14	A12	54	GPIOD5	94	$V_{DD}$	134	TCK
15	A13	55	TXD1	95	V <sub>SS</sub>	135	TMS
16	A14	56	RXD1	96	$V_{DD}$	136	TDI
17	A15	57	PWMB0	97	RSTO	137	TDO
18	V <sub>SS</sub>	58	PWMB1	98	RESET	138	VCAPC2
19	PS	59	PWMB2	99	VREF	139	MSCAN_TX
20	DS	60	PWMB3	100	V <sub>DDA</sub>	140	V <sub>DD</sub>
21	WR	61	PWMB4	101	V <sub>SSA</sub>	141	V <sub>SS</sub>
22	RD	62	PWMB5	102	ANA0	142	MSCAN_RX
23	D0	63	$V_{DD}$	103	ANA1	143	SS
24	D1	64	ISB0	104	ANA2	144	SCLK
25	D2	65	VCAPC1	105	ANA3	145	MISO
26	D3	66	ISB1	106	ANA4	146	MOSI
27	D4	67	ISB2	107	ANA5	147	PHA0

Table 38. DSP56F807 LQFP Package Pin Identification by Pin Number (Continued)

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
28	D5	68	VPP2	108	ANA6	148	PHB0
29	D6	69	ĪRQĀ	109	ANA7	149	INDX0
30	D7	70	ĪRQB	110	VREF2	150	HOME0
31	D8	71	FAULTB0	111	$V_{DDA}$	151	PHA1
32	D9	72	FAULTB1	112	V <sub>SSA</sub>	152	PHB1
33	D10	73	FAULTB2	113	ANB0	153	V <sub>DD</sub>
34	$V_{DD}$	74	FAULTB3	114	ANB1	154	INDX1
35	D11	75	PWMA0	115	ANB2	155	HOME1
36	D12	76	V <sub>SS</sub>	116	ANB3	156	VPP
37	D13	77	PWMA1	117	ANB4	157	V <sub>SS</sub>
38	D14	78	PWMA2	118	ANB5	158	CLKO
39	D15	79	PWMA3	119	119 ANB6		TXD0
40	GPIOB0	80	PWMA4	120	ANB7	160	RXD0



CASE 1268-01 ISSUE O

**DATE 04/06/98** 

Figure 36. 160 MAPBGA Mechanical Information

Table 39. 160 MAPBGA Package Pin Identification by Pin Number

Solder Ball	Signal Name	Solder Ball	Signal Name	Solder Ball	Signal Name	Solder Ball	Signal Name
C3	A0	N4	GPIOB5	K12	V <sub>SSA</sub>	E10	TC1
B2	A1	P4	GPIOB6	K13	V <sub>DDA</sub>	D9	TRST
D3	A2	M4	GPIOB7	L14	V <sub>DD</sub>	В9	TCS
C2	А3	L5	V <sub>SS</sub>	K11	V <sub>SS</sub>	E9	TCK
B1	A4	N5	GPIOD0	K14	V <sub>SS</sub>	A9	TMS
D2	A5	P5	GPIOD1	J13	XTAL	D8	TDI
C1	A6	K5	GPIOD2	J12	EXTAL	B8	TDO
D1	A7	N6	GPIOD3	J14	V <sub>DD</sub>	A8	VCAPC2
E3	$V_{DD}$	L6	GPIOD4	J11	V <sub>SS</sub>	E8	MSCAN_TX
E2	A8	K6	GPIOD5	H13	VDD	D7	V <sub>DD</sub>
E1	A9	P6	TXD1	H12	RSTO	E7	V <sub>SS</sub>
F3	A10	N7	RXD1	H14	RESET	D6	MSCAN_RX
F2	A11	L7	PWMB0	H11	VREF	H1	D1
F1	A12	P7	PWMB1	G12	$V_{DDA}$	H2	D2
G3	A13	K7	PWMB2	G11	V <sub>SSA</sub>	J3	D3
G2	A14	L8	PWMB3	G14	ANA0	J1	D4
G1	A15	K8	PWMB4	B13	DE	J2	D5
F4	V <sub>SS</sub>	P8	PWMB5	A14	V <sub>SS</sub>	K3	D6
G4	PS	L9	$V_{DD}$	B12	ISA0	K1	D7
H4	DS	N8	ISB0	A13	ISA1	L1	D8
J4	WR	P14	PWMA5	A12	ISA2	K2	D9
K4	RD	M13	FAULTA0	B11	TD0	L3	D10
P1	GPIOB1	L12	FAULTA1	A11	TD1	M1	V <sub>DD</sub>
N3	GPIOB2	N14	FAULTA2	D10	TD2	L2	D11
P2	GPIOB3	L13	FAULTA3	B10	TD3	N1	D12
P3	GPIOB4	M14	EXTBOOT	A10	TC0	M2	D13

Table 39. 160 MAPBGA Package Pin Identification by Pin Number (Continued)

Solder Ball	Signal Name	Solder Ball	Signal Name	Solder Ball	Signal Name	Solder Ball	Signal Name
N2	D14	N11	V <sub>SS</sub>	D14	V <sub>SSA</sub>	D5	PHB0
M3	D15	P13	PWMA1	D11	ANA8	В6	INDX0
L4	GPIOB0	N12	PWMA2	D12	ANA9	A5	HOME0
K10	VCAPC1	N13	PWMA3	D13	ANA10	E4	PHA1
K9	ISB1	M12	PWMA4	C14	ANA11	B5	PHB1
P9	ISB2	F11	ANA1	C13	ANA12	A4	V <sub>DD</sub>
L10	VPP2	G13	ANA2	C11	ANA13	D4	INDX1
N9	ĪRQĀ	F12	ANA3	B14	ANA14	C4	HOME1
P10	ĪRQB	F14	ANA4	C12	ANA15	B4	VPP
P11	FAULTB0	E11	ANA5	A7	SS	A2	CLKO
N10	FAULTB1	F13	ANA6	E5	SCLK	В3	TXD0
L11	FAULTB2	E12	ANA7	В7	MISO	A1	RXD0
M11	FAULTB3	E14	VREF2	A6	MOSI	А3	V <sub>SS</sub>
P12	PWMA0	E13	$V_{DDA}$	E6	PHA0	НЗ	D0

### Part 5 Design Considerations

### 5.1 Thermal Design Considerations

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the equation:

**Equation 1:** 
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

 $T_A$  = ambient temperature  ${}^{\circ}C$ 

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W

 $P_D$  = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

**Equation 2:** 
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  = package junction-to-case thermal resistance °C/W

 $R_{\theta CA}$  = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the Printed Circuit Board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on the PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

### **Definitions:**

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest
  to the chip mounting area when that surface has a proper heat sink. This is done to minimize
  temperature variation across the surface.
- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction to board thermal resistance.
- Use the value obtained by the equation  $(T_J T_T)/P_D$  where  $T_T$  is the temperature of the package case determined by a thermocouple.

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back-calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

### 5.2 Electrical Design Considerations

### **CAUTION**

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level.

Use the following list of considerations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V<sub>DD</sub> pin on the DSP, and from the board ground to each V<sub>SS</sub> pin.
- The minimum bypass requirement is to place 0.1 µF capacitors positioned as close as possible to
  the package supply pins. The recommended bypass configuration is to place one bypass capacitor
  on each of the V<sub>DD</sub>/V<sub>SS</sub> pairs, including V<sub>DDA</sub>/V<sub>SSA</sub>. The VCAP capacitors must be low ESR
  capacitors, such as ceramic or tantalum.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V<sub>DD</sub> and V<sub>SS</sub> pins are less than 0.5 inch per capacitor lead.
- Bypass the  $V_{DD}$  and  $V_{SS}$  layers of the PCB with approximately 100  $\mu$ F, preferably with a high-grade capacitor such as a tantalum capacitor.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating
  capacitance. This is especially critical in systems with higher capacitive loads that could create
  higher transient currents in the V<sub>DD</sub> and V<sub>SS</sub>circuits.
- Take special care to minimize noise levels on the VREF,  $V_{DDA}$  and  $V_{SSA}$  pins.

- Designs that utilize the TRST pin for JTAG port or OnCE module functionality (such as development or debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means to assert TRST independently of RESET. TRST must be asserted at power up for proper operation. Designs that do not require debugging functionality, such as consumer products, TRST should be tied low.
- Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an interface to this port to allow in-circuit Flash programming.

# **Part 6 Ordering Information**

**Table 40** lists the pertinent information needed to place an order. Consult a Motorola Semiconductor sales office or authorized distributor to determine availability and to order parts.

Table 40. DSP56F807 Ordering Information

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56F807	3.0-3.6 V	Low-Profile Quad Flat Pack (LQFP)	160	80	DSP56F807PY80
DSP56F807	3.0–3.6 V	Mold Array Process Ball Grid Array (MAPBGA)	160	80	DSP56F807VF80

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the Stylized M Logo are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. © Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

