CMOS 8-Bit Microcontroller


# **TMP87CH75F, TMP87CM75F**

The 87CH75/87CM75 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain 8-bit A/D conversion inputs and a VFT (Vacuum Fluorescent Tube) driver on a chip.

Part No.	ROM	RAM	Package	OTP MCU
TMP87CH75F	16 K × 8-bit	512 x 8-bit	D OFD100 1420 0 CFA	TM 4D07DM 47FF
TMP87CM75F	32 K × 8-bit	1 K × 8-bit	P-QFP100-1420-0.65A	TMP87PM75F

#### **Features**

- ▶8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time: 0.5  $\mu$ s (at 8 MHz), 122  $\mu$ s (at 32.768 kHz)
- 412 basic instructions
  - Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits)
  - Bit manipulations
    - (Set/Clear/Complement/Load/Store/Test/Exclusive OR)
  - 16-bit data operations
- 1-byte jump/subroutine-call (Short relative jump/ Vector call)
- 15 interrupt sources (External: 6, Internal:
  - All sources have independent latches each, and nested interrupt control is available.
  - 3 edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- 13 Input/Output ports (89 pins)
- Hight current output: 16 pins (typ. 20 mA)
- Two 16-bit Timer/Counters
  - Timer, Event counter, programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes.
- Two 8-bit Timer/Counters
  - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆Time Base Timer (Interrupt frequency: 1 Hz to 1634 kHz)
- ◆Divider output function (frequency: 1 kHz to 8 kHz)



000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
   TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
   In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
   The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment) office equipment measuring equipment industrial robotics domestic applicances etc.) These


- rine IOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic applications (computer, TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



Purchase of TOSHIBA I<sup>2</sup> C components conveys a license under the Philips I<sup>2</sup> C Patent Rights to use these components in an I<sup>2</sup> C system, provided that the system conforms to the I<sup>2</sup> C Standard Specification as defined by Philips.


- **♦**Watchdog Timer
  - Interrupt source/reset output (programmable)
- ◆8-bit Serial Interface
  - With 8 bytes transmit/receive data buffer
  - Internal/external serial clock, and 4/8-bit mode
- ◆Serial bus Interface
  - I<sup>2</sup>C-bus, 8-bit SIO modes
- ◆8-bit successive approximate type A/D converter with sample and hold
  - 16 analog inputs
  - Conversion time: 23 μs at 8 MHz
- ◆ Vacuum Fluorescent Tube Driver (automatic display)
  - Programmable grid scan
  - High breakdown voltage ports (max. 40 V × 51 bits)
- ◆ Dual clock operation
  - Single/Dual-clock mode (option)
- ◆ Five Power saving operating modes
  - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
  - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
  - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
  - IDLE2 mode: CPU stops, and Peripherals operate using high-and low-frequency clock. Release by interrupts
  - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 5.5 V at 32.768 kHz, 4.5 to 5.5 V at 8 MHz / 32.768 kHz
- ◆Emulation Pod: BM87CM75F0A

#### Pin Assignments (Top View)



Note: All VDDs should be connected externally for keeping the same voltage level.

## **Block Diagram**



# **Pin Function**

Pin Name	Input / Output	Output Function				
P07 to P03	1/0	Two 8-bit programmable input / output ports (tri-state).				
P02 (SO1)	I/O (Output)	Each bit of these ports can be individually	SIO1 serial data Output			
P01 (SI1)	I/O (Input)	configured as an input or an output under sftware control.	SIO serial data Input			
P00 (SCK1)	I/O (I/O)	When used as a SIO input / output, an	SIO serial clock input / output			
P17 (INT4/TC3)		External interrupt input, a timer / counter input, the latch must be set to "0". When	External interrupt input 4 or Timer / Counter 3 input			
P16 (INT2)	I/O (Input)	used as PPG output or divider output, the	External interrupt input 2			
P15 (INT3 / TC1)	]	latch must be set to "1".	External interrupt input 3 or Timer / Counter 1 input			
P14 (TC4 / PDO / PWM)	I/O (I/O)		Timer counter 4 input or 8-bit programmable divider output or 8-bit PWM output			
P13 ( <del>DVO</del> )	I/O (Output)		Divider output			
P12 (TC2 / PPG)	I/O (I/O)		Timer counter 2 input or Programmable pulse generator output			
P11 (INT1)	1/0/(===+)		External interrupt input 1			
P10 (ĪNTO)	I/O (Input)		External interrupt input 0			
P22 (XOUT)	I/O (Output)	3-bit input / output port with latch.	Resonator connectiong pins (32.768 kHz). For inputting external clock, XTIN is used			
P21 (XTIN)		When used as input port, or external interrupt input, STOP mode release signal	and XOUT is opened.			
P20 (ĪNT5 / STOP)	I/O (Input)	input, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input			
P32 ( <del>SCK0</del> )	I/O (I/O)	3-bit programmable input/output ports (Sink open drain).	SIO0 serial clock input / output			
P31 (SDA / SO0)	I/O (I/O/Output)	Each bit of these ports can be individually configured as an input or an output	I <sup>2</sup> C bus serial data input / output or SIO0 serial data output			
DO0 (65) (610)		under software control.  When used as a I <sup>2</sup> C input/output, the	I <sup>2</sup> C bus serial clock input / output or SIO0			
P30 (SCL / SI0)	I/O (I/O/Input)	latch must be set to "1"	serial data input			
P47 (AIN7) to P40 (AIN0)	I/O (Input)	Two 8-bit programmable input / output ports (tri-state).  Each bit of these ports can be individuallay configured as an input or an	A/D converter analog inputs			
P57 (AIN17) to	1/0 // 1	output under software control.  When used as analog input, the P4CR and				
P50 (AIN10)	I/O (Input)	P5CR must be set to "0".				
P67 (V7) to P60 (V0)		Six 8-bit high breakdown voltage output				
P77 (V15) to P70 (V8)		ports with the latch.				
P87 (V23) to P80 (V16)	]	When used as a VFT driver output, the				
P97 (V31) to P90 (V24)	l/O (Output)	latch must be cleared to "0".	VET driver output			
PD7 (V39) to PD0 (V32)	//O (Output)		VFT driver output			
PE7 (V47) toPE0 (V40)						
PF2 (V50) to PE0 (V48)		3-bit high breakdown voltage output ports with the latch. When used as a VFT driver output, the latch must be cleared to "0".				

Pin Name	Input / Output	Function	
XIN, XOUT Input, output		Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.	
RESET	I/O	Reset signal input or watchdog timer output / address-trap-reset output / system-clock-reset outputed.	
TEST	Input	Test pin for out-going test. Be tied to low.	
VDD, VSS (Note)		+ 5 V, 0 V (GND)	
VKK	Power Supply	VFT driver power supply	
VAREF, VASS		Analog reference voltage inputs (High, Low)	

 $Note: \ \ All\ VDDs\ should\ be\ connected\ externally\ for\ keeping\ the\ same\ voltage\ level.$ 

#### **OPERATIONAL DESCRIPTION**

### 1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

### 1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH75/M75. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

### **Electrical Characteristics**

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$ 

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	$V_{DD}$		– 0.3 to 6.5	V	
Input Voltage	$V_{IN}$		– 0.3 to V <sub>DD</sub> + 0.3	>	
Output Valtage	V <sub>OUT1</sub>	P2, P3, P4, P5, XOUT, RESET	– 0.3 to V <sub>DD</sub> + 0.3	\ \	
Output Voltage	V <sub>OUT3</sub>	Source open drain ports	$V_{DD} - 40 \text{ to } V_{DD} + 0.3$	]	
	I <sub>OUT1</sub>	P15 to P17, P3, P4, P5	3.2		
Output Current (Par 1 nin)	I <sub>OUT2</sub>	P0, P10 to P14, P2	30	mA	
Output Current (Per 1 pin)	I <sub>OUT3</sub>	P8, P9, PD, PE, PF	<b>–</b> 12		
	I <sub>OUT4</sub>	P6, P7	<b>– 2</b> 5		
	$\Sigma I_{OUT1}$	P15 to P17, P3, P4, P5	60		
Output Current (Total)	$\Sigma I_{OUT2}$	P0, P10 to P14, P2	160	mA	
	Σ I <sub>OUT3</sub>	P6, P7, P8, P9, PD, PE, PF	- 200		
Power Dissipation [Topr = 25°C]	PD	Note 2	1200	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		– 30 to 70	°C	

Note 1: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Note 2: Power Dissipation (PD); For PD, it is necessary to decrease 14.3 mw/°C.

Note 3: All VDDs should be connected externally for keeping the same voltage level.

**Recommended Operating Conditions** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions		Min	Max	Unit	
			C. 0.8411	NORMAL 1, 2 modes				
			fc = 8 MHz	IDLE1, 2 modes	4.5			
Supply Voltage	$V_{DD}$		fs =	SLOW mode		5.5	V	
			32.768 kHz	SLEEP mode	2.7			
				STOP mode	2.0	ļ		
Output Voltage	V <sub>OUT3</sub>	Source open drain ports			V <sub>DD</sub> – 38	V <sub>DD</sub>	٧	
	V <sub>IH1</sub>	Except hysteresis input	V <sub>DD</sub> ≥ 4.5 V		$V_{DD} \times 0.70$			
Input High Voltage	V <sub>IH2</sub>	Hysteresis input			$V_{DD} \times 0.75$	V <sub>DD</sub>	V	
input mgm vortage	V <sub>IH3</sub>		V	′ <sub>DD</sub> <4.5 V	$V_{DD} \times 0.90$			
	V <sub>IL1</sub>	Except hysteresis input	>			$V_{DD} \times 0.30$		
Input Low Voltage	V <sub>IL2</sub>	Hysteresis input	]	′ <sub>DD</sub> ≧ 4.5 V	0	V <sub>DD</sub> × 0.25	V	
	V <sub>IL3</sub>		\	/ <sub>DD</sub> <4.5V		V <sub>DD</sub> × 0.10		
		VIN VOLIT	V <sub>DD</sub> = 4.5 V to 5.5 V		V <sub>DD</sub> = 4.5 V to 5.5 V	0.4	8.0	NALLE
Clock Frequency	fc	XIN, XOUT	V <sub>DD</sub> =	= 2.7 V to 5.5 V	0.4	4.2	MHz	
	fs	XTIN, XTOUT			30.0	34.0	kHz	

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc: Supply voltage range is specified in NORMAL 1/2 mode and IDLE 1/2 mode.

### How to calculate power consumption.

With the TMP87CH75/CM75F, a pull-down resistor (Rk = 80 k $\Omega$  typ.) can be built into a VFT driver using mask option. The share of VFT driver loss (VFT driver output loss + pull-down resistor (Rk) loss) in power consumption Pmax is high. When using a fluorescent display tube with a large number of segments, the maximum power consumption Pd must not be exceeded.

power consumption Pmax = operating power consumption + normal output port loss + VFT driver loss

#### Where,

 $\begin{array}{lll} \text{operating power consumption: VDD x IDD} \\ \text{LED output loss} & : & I_{OL3} \, x \, V_{OL} \end{array}$ 

VFT driver loss : VFT driver output loss + pull-down resistor (Rk) loss

#### Example:

When Ta = 10 to 50°C (When using a fluorescent display tube with a grid scan type which can use two or more grid outputs.) and a fluorescent display tube with segment output = 3 mA, digit output = 15 mA, Vxx = -25 V is used.

Operating conditions:  $VDD = 5 V \pm 10 \%$ , fc = 8 MHz, VFT dimmer time (DIM) = (14/16) x tseg, Digit outputs = two pins.

Power consumption Pmax = (1) + (2) + (3)

#### Where,

(1) Operating power consumption:  $V_{DD} \times I_{DD} = 5.5 \text{ V} \times 14 \text{ mA} = 77 \text{ mW}$ 

(2) LED output :  $10 \text{ mA} \times 1.0 \text{ V} \times 4 = 40 \text{ mW}$  (when using four LED)

(3) VFT driver loss : segment pin = 3 mA x 2 V x number of segments X = 6 mW x X

digit pin =  $15 \text{ mA} \times 2 \text{ V} \times 14/16$  (DIM) x number of digits Y = 52.5

mW

Rk loss =  $(5.5 + 25 \text{ V})^2 / 50 \text{ k}\Omega \text{ x}$  (number of segments X + number

of digits Y) = 18.605 mW x (X + 2)

Therefore, Pmax =  $77 \text{ mW} + 40 \text{ mW} + 6 \text{ mW} \times X + 52.5 \text{ mW} + 18.605 \text{ mW} \times (X + 2) = 206.71 \text{ mW} + 24.605X...$ 

Maximum power consumption Pd when  $Ta = 50^{\circ}C$  is determined by the following equation:

PD = 1200 mW - (14.3 x 25) = 842.5 mW

The number of segments X which can be lit is:

PD > Pmax

 $842.5 \,\text{mW} > 206.71 + 24.605 \,\text{X}$ 

25.8 > X

Thus, a fluorescent display tube with less than 25 segments can be used. If a fluorescent display tube with 25 segments or more is used, either a pull-down resistor must be attached externally, or the number of segments to be lit must be kept to less than 25 by software.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	$V_{HS}$	Hysteresis input		_	0.9	-	V	
	I <sub>IN1</sub>	TEST				± 2		
la must Cumant	I <sub>IN2</sub>	Open drain ports, Tri-state ports	V <sub>DD</sub> = 5.5 V	-	_		,	
Input Current	I <sub>IN3</sub>	RESET, STOP	$V_{IN} = 5.5 \text{ V} / 0 \text{ V}$				μA	
	I <sub>IN4</sub>	PD port (Note3)	]	_	_	80		
Input Resistance	R <sub>IN2</sub>	RESET		100	220	450	kΩ	
Pull-down Resistance	$R_{K}$	Source open drain ports	$V_{DD} = 5.5 \text{ V}, V_{KK} = -30 \text{ V}$	50	80	110	kΩ	
	I <sub>LO1</sub>	Sink open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	_	-	2		
Output Leakage Current	I <sub>LO2</sub>	Source open drain ports and tristate ports	$V_{DD} = 5.5 \text{ V}, \ V_{OUT} = -32 \text{ V}$	-	-	- 2	μA	
	I <sub>LO3</sub>	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}/0 \text{ V}$	_	-	± 2		
Output High Voltage	V <sub>OH2</sub>	Tri-state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	-	_ \	
Output High Voltage	V <sub>OH3</sub>	P8, P9, PD	$V_{DD} = 4.5 \text{ V}, I_{OH} = -8 \text{ mA}$	2.4	_	-	\ \	
Output Low Voltage	$V_{OL}$	Except XOUT, P0, P10 to P14, P2	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	٧	
Output Low Current	I <sub>OL3</sub>	P0, P10 to P14, P2	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	-	mA	
Output High Current	I <sub>OH</sub>	P6, P7	$V_{DD} = 4.5 \text{ V}, V_{OH} = 2.4 \text{ V}$	_	- 20	-	mA	
Supply Current in NORMAL 1, 2 modes			V <sub>DD</sub> = 5.5 V fc = 8 MHz	-	10	14		
Supply Current in IDLE 1, 2 modes			fs = 32.768 kHz V <sub>IN</sub> = 5.3 V / 0.2 V	_	6	9	mA	
Supply Current in SLOW mode	I <sub>DD</sub>		V <sub>DD</sub> = 3.0 V	-	30	60		
Supply Current in SLEEP mode			fs = 32.768 kHz V <sub>IN</sub> = 2.8 V / 0.2 V	_	15	30	μΑ	
Supply Current in STOP mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V / 0.2 V	-	0.5	10	μΑ	

Note 1: Typical values show those at Topr =  $25^{\circ}$ C,  $V_{DD} = 5 V$ .

Note 2: Input Current I<sub>IN1,IIN3</sub>; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3: Input Current  $I_{IN4}$ ; The current when the pull-down register (Rk) is not connected by the mask option.

A/D Conversion Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit	
Analan Bafaransa Valtana	$V_{AREF}$	V >25V	V <sub>DD</sub> – 1.5	1	$V_{DD}$	V	
Analog Reference Voltage	V <sub>ASS</sub>	VAREF - VASS = 2.5 V	$V_{AREF} - V_{ASS} \ge 2.5 \text{ V}$	$V_{SS}$			
Analog Input Voltage	$V_{AIN}$		V <sub>ASS</sub>	ı	$V_{AREF}$	V	
Analog Supply Current	I <sub>REF</sub>	V <sub>AREF</sub> = 5.5 V, V <sub>ASS</sub> = 0.0 V	_	0.5	1.0	mA	
Nonlinearity Error			_	_	± 1		
Zero Point Error		$V_{DD} = 5.0 \text{ V}, V_{SS} = 0.0 \text{ V}$	_	_	± 1		
Full Scale Error		V <sub>AREF</sub> = 5.000 V V <sub>ASS</sub> = 0.000 V	_	ı	± 1	LSB	
Total Error			_	_	± 2		

Note: Total errors includes all errors, except quantization error.

### A.C. Characteristics


 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 modes	0.5		10	
Marabina Cuala Tina		In IDLE 1, 2 modes	0.5	_	10 133.3 — — —	
Machine Cycle Time	t <sub>cy</sub>	In SLOW mode	447.6			$\mu$ S
		In SLEEP mode	117.6	_		
High Level Clock Pulse Width	ulse Width t <sub>WCH</sub> For external clock op		F0			
Low Level Clock Pulse Width	t <sub>WCL</sub>	(XIN input), fc = 8 MHz	50	_	_	ns
High Level Clock Pulse Width	t <sub>WSH</sub>	For external clock operation	14.7			
Low Level Clock Pulse Width	t <sub>WSL</sub>	(XTIN input), fs = 32.768 kHz	14.7	-	_	$\mu$ S


## **Recommended Oscillating Conditions**

$$(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$$

	<b>.</b>	Oscillation	_		Recommend	ed Constant
Parameter	Oscillator	Frequency	Frequency Recommended Oscillator		C <sub>1</sub>	C <sub>2</sub>
			KYOCERA	KBR8.0M		
	Ceramic Resonator		KYOCERA	KBR4.0MS	30pF	30pF
High-frequency		4 MHz	MURATA	CSA 4.00MG		
Oscillation		8 MHz	тоуосом	210B 8.0000		
	Crystal Oscillator	4 MHz	тоуосом	204B 4.0000	20pF	20pF
Low-frequency Oscillation	Crystal Oscillator	32.768 KHz	NDK	MX-38T	15pF	15pF



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note: An electrical shield by metal shield plate on the surface of IC package should be recommendable in order to prevent the device from the high electric fieldstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.