



## DESCRIPTION

The Siemens ESCON/SBCON optical device, along with the ESCON/SBCON optical duplex connector, is best suited for high speed fiber optic duplex transmission systems operating at a wavelength of 1300 nm. The system is fully compatible with the IBM ESCON standard and the ANSI SBCON standard.


The ESCON parallel transceiver includes a transmitter, a receiver, a clock recovery function and serial/parallel interfaces. It is designed for data rates of up to 300 MBaud. A non-dissipative plastic receptacle matches the ESCON duplex connector.

The inputs/outputs are TTL compatible and the unit operates from a single power supply of 4.5 V to 5.5 V.

The optical interfaces of the transmitter and receiver have standard 0.7" spacing. Receptacle and connector have been keyed to prevent reverse insertion of the connector into the receptacle. After proper insertion, the connector is securely held by a snap-in lock mechanism.

The transmitter converts parallel electrical TTL input signals into an optical serial signal at data rates of between 100 and 300 MBaud. The receiver performs clock recovery on the incoming data stream and converts data into parallel output.

## Functionality



## TECHNICAL DATA

The electro-optical characteristics described in the following tables are valid only for use under the recommended operating conditions.

### Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Ambient Temperature	$T_{AMB}$	0	70	°C
Power Supply Voltage	$V_{CC}-V_{EE}$	4.75	5.25	V
Supply Current	$I_{CC}$		400	mA
Data Input High Voltage	$V_{IH}$	2	$V_{CC}$	V
Data Input Low Voltage	$V_{IL}$	$V_{EE}$	0.8	
Input Data Rise/Fall, 10%–90%	$t_R, t_F$	0.4	1.3	ns
Output Current High	$I_O$		-0.4	mA
Output Current Low	$I_{CC2}$		4	

## Transmitter Electro-Optical Characteristics

Transmitter	Symbol	Min.	Typ.	Max.	Units
Data Rate	DR	100		300	MBaud
Supply Current <sup>(1)</sup>	$I_{CC}$			300	mA
Launched Power (Ave.) BOL into 62.5 $\mu$ m Fiber <sup>(2, 3, 4)</sup>	$P_O$	-20	-16.5	-14	dBm
Launched Power (Ave.) EOL into 62.5 $\mu$ m Fiber <sup>(2, 3, 4, 5)</sup>		-21.5			
Center Wavelength <sup>(6)</sup>	$\lambda_C$	1280		1355	nm
Spectral Width (FWHM) <sup>(7)</sup>	$\Delta\lambda$			175	
Temperature Coefficient, Optical Output Power	TCp			0.03	dB/°C
Output Rise/Fall Time, 20%–80% <sup>(6)</sup>	$t_R, t_F$		1	1.65	ns
Deterministic Jitter <sup>(8)</sup>	$J_D$		0.6	0.8	
Random Jitter <sup>(9)</sup>	$J_R$			0.06	
Extinction Ratio (Dynamic) <sup>(10)</sup>	ER		-16	-13	dB

## Notes

- Transmitter operating at 200 MBaud and 50% duty cycle.
- Measured at the end of 1 meter fiber. Cladding modes removed at a data rate of between 50 and 200 MBaud, 50% duty cycle.
- $P_O$  [dBm] =  $10 \log (P_O/1 \text{ mW})$ .
- $P_O$  (BOL) > -20dBm and  $P_O$  (EOL) > -21.5 dBm at  $T_{CASE}=60^\circ\text{C}$ .
- Over  $10^5$  hours lifetime at  $T_{AMB}=35^\circ\text{C}$ .
- Measured at  $T_{CASE}=60^\circ\text{C}$ .
- Full width, half magnitude of peak wavelength. Special relationship between  $\lambda_C, \Delta\lambda, t_R/t_F$  according to FC-PH Rev 4.3 Paragraph 6.3.2. and Fig.26. Spectral width must be considered.
- Measured at 200 MBaud with Jitter Test Pattern (see page 4). In the Test Pattern are five positive and five negative transitions. Measure the time of the 50% crossing of all 10 transitions. The time of each crossing is then compared to the mean expected time of the crossing. Deterministic jitter is the range of the timing variations.
- RMS value measured with 1010 pattern. Peak-to-peak value is determined as RMS multiplied by 14 for BER 1E-12.
- Extinction ratio is the logarithmic measure of the optical power in the OFF state ( $P_{OFF}$ ) to twice the average power ( $P_O$ ).  
 $ER = 10 \log [(2 \times P_O)/P_{OFF}]$  (optical power measured in mW), or  
 $E = |P_O + 3 \text{ dB}| - P_{OFF}$  (optical power measured in dBm).

## Receiver Electro-Optical Characteristics

Receiver	Symbol	Min.	Typ.	Max.	Units
Data Rate	Dr	100		300	MBaud
Supply Current <sup>(1)</sup>	I <sub>CC</sub>			100	mA
Sensitivity (Average Power) BOL <sup>(2, 3, 4)</sup>	P <sub>IN</sub>	-32.5	-35.5	-14	dBm
Sensitivity (Average Power) EOL <sup>(2, 3, 4, 5)</sup>		-32	-35	-14	
Saturation (Average Power)	P <sub>SAT</sub>	-14			
Signal Detect Assert Level <sup>(6)</sup>	P <sub>SDA</sub>	-44.5		-36	
Signal Detect Deassert Level <sup>(6)</sup>	P <sub>SDD</sub>	-45		-37.5	
Signal Detect Hysteresis	P <sub>SDA</sub> - P <sub>SDD</sub>	0.5	1.5	3	dB
Signal Detect Reaction Time	SD <sub>reac</sub>	3		500	μs
Max. Deterministic Jitter Optical Input <sup>(7, 9)</sup>	J <sub>D</sub>			0.19	% of Unit Intervals
Max. Random Jitter RMS Optical Input <sup>(8, 9)</sup>	J <sub>R</sub>			0.09	


### Notes

- For V<sub>CC</sub>-V<sub>EE</sub> (min., max.). 50% duty cycle.
- Measured at the end of 1 meter fiber and at a duty cycle of 50%. Cladding modes are removed.
- P<sub>O</sub> [dBm]=10 log (P<sub>O</sub>/1mW).
- Measured at BER=1E-12, 200 MBaud transmission rate and 50% duty cycle 2<sup>7</sup>-1 PRBS pattern. For 300 MBaud the sensitivity will be decreased by 4 dB. Center wavelength between 1200 nm and 1500 nm. Fiber type 62.5/125 μm/0.29 NA or 50/125 μm/0.2 NA. Input optical rise and fall times 1.2 ns and 1.5 ns (20%–80%) respectively.
- Over 10<sup>5</sup> hours lifetime at T<sub>AMB</sub>=35°C.
- Indicates the presence or absence of optical power at the receiver input. Signal detect at logic High when asserted. All powers are average power levels. Pattern 2<sup>7</sup>-1 at 200 MBaud.
- Measured at 200 MBaud with Jitter Test Pattern (see page 4). In the test pattern are five positive and five negative transitions. Measure the time of the 50% crossing of all 10 transitions. The time of each crossing is then compared to the mean expected time of the crossing. Deterministic jitter is the range of the timing variations.
- To convert from specified RMS value to peak-to-peak value (at BER 1E-12), multiply value by 14.
- Jitter at optical input. Jitter magnitudes above specified level may increase the bit error rate.


## Pin Description 10 Bit Interface

Pin#	Pin Name	Level/Logic	Description
1, 6, 9, 26, 43, 45, 48, 51	V <sub>EE</sub>	Power Supply	Ground attached to the case
2	V <sub>CC</sub> PRE		Preamplifier positive power supply
3	SIGDET	TTL out	Signal detected
4	LOCKREF	TTL in	Control input for RX PLL
5	SYNCEN		Control of byte alignment operation
7,8	V <sub>CC</sub> FAST	Power Supply	Bipolar IC positive power supply
10 to 19	D <sub>OUT</sub> a to j	TTL out	Data output parallel 10 channels
20	RBCLK	TTL out	Read byte clock
21	PAROUT		Parity bit out
22	BSYNC		Byte synchronization operation
23	PARERR	TTL out	Parity bit error
24, 25	V <sub>CC</sub> SLOW	Power Supply	Logic positive power supply
27	Loopsel a	TTL in	Test loop select
28	Loopsel b		
29	RESREC		Receiver reset
30	RESFF		Reset all flip-flops
31	TBCLK		Transmit byte clock
32	PARIN		Parity bit in
33 to 42	D <sub>IN</sub> j to a		Data input parallel 10 channels
44	TESTCLK		Test clock. In test mode this clock is the bit clock
46	TESTMOD		If this signal is low TESTCLK is used
47	TXOFF		Transceiver off when logical high
49, 50	V <sub>CC</sub> DRI	Power Supply	LED driver positive power supply


### Signal Detect Threshold and Hysteresis



### Jitter Test Pattern



### Block Diagram of ESCON Parallel Transceiver



## APPLICATION NOTE

### Power Supply Filtering


In most applications using the ESCON 200 MBd transceiver additional high speed circuits, such as a switching power supply, clock oscillator, or high speed multiplexer, are present on the application board. These often create power supply noise at a high spectral bandwidth, which is caused by very fast transitions in today's chip technology.

The Siemens ESCON transceiver provides superior EMI performance immunity against conductive noise. Some basic recommendations are given here to ensure proper functionality in the field.

The use of a multilayer board with ground and  $V_{CC}$  plane is strongly recommended. The  $V_{CC}$  plane should be slotted to avoid crosstalk between different circuitry inside the module. The metallized package is internally connected to the  $V_{EE}$  pins of the module. Nevertheless, the package must be connected externally to ground for best shielding characteristics. Ground contact should be made with the ground rings shown in the diagram below. Because of high switching currents at  $V_{CCDRI}$ , the use of an external 6.8  $\mu F$  to 22  $\mu F$  capacitor is recommended at  $V_{CCDRI}$ .

The observance of normal design rules for high speed digital systems is sufficient to ensure safe operation.

### Slotting of $V_{CC}$ Plane




#### Note

Slots are non-copper areas inside the  $V_{CC}$  plane to avoid cross-current flow.

## Recommended Footprint

Avoid placing any component or non-isolated structure, like tracks or vias, under the transceiver.



# Power On Sequence

