ASSP

Single Serial Input PLL Frequency Synthesizer

On-Chip 2.5 GHz Prescaler

MB15E06

■ DESCRIPTION

The Fujitsu MB15E06 is serial input Phase Locked Loop (PLL) frequency synthesizers with a 2.5 GHz prescaler. A 64/65 or a 128/129 can be selected for the prescaler that enables pulse swallow operation.


The latest BiCMOS process technology is used, resultantly a supply current is limited as low as 8 mA typ. This operates with a supply voltage of 3.0 V (typ.) .

Furthermore, a super charger circuit is included to get a fast tuning as well as low noise performance. As a result of this, MB15E06 is ideally suitable for digital mobile communications, such as GPS (Global Positioning System), Wireless LAN, CATV (CAble TeleVision) etc.


■ FEATURES

- High frequency operation : 2.5 GHz max
- Low power supply voltage: Vcc = 2.7 to 3.6 V
- Very Low power supply current : Icc = 8.0 mA typ. (Vcc = 3 V)
- Power saving function : I_{PS} = 10 μA max.
- Pulse swallow function: 64/65 or 128/129
- Serial input 14-bit programmable reference divider : R = 5 to 16, 383
- Serial input 18-bit programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 5 to 2, 047
- Wide operating temperature : Ta = −40 to 85 °C
- Plastic 16-pin SSOP package (FPT-16P-M05)

■ PACKAGE



■ PIN ASSIGNMENT




■ PIN DESCRIPTIONS

Pin No.	Pin Name	I/O	Descriptions
1 (16)	OSCIN	I	Programmable reference divider input. Oscillator input connection to a TCXO.
2 (1)	ОSСоит	0	Oscillator output.
3 (2)	VP		Power supply voltage input for the charge pump.
4 (3)	Vcc		Power supply voltage input.
5 (4)	Do	0	Charge pump output. Phase of the charge pump can be reversed by FC input.
6 (5)	GND		Ground.
7 (6)	Xfin	I	Prescaler complementary input, and should be grounded via a capacitor.
8 (7)	fin	I	Prescaler input. Connection with an external VCO should be done with AC coupling.
9 (8)	Clock	I	Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.)
10 (9)	Data	I	Serial data input using binary code. The last bit of the data is a control bit. (Open is prohibited.) Control bit = "H"; Data is transmitted to the programmable reference counter. Control bit = "L"; Data is transmitted to the programmable counter.
11 (10)	LE	I	Load enable signal input (Open is prohibited.) When LE is high, the data in the shift register is transferred to a latch, according to the control bit in the serial data.
12 (11)	PS	I	Power saving mode control. This pin must be set at "L" at Power-ON. (Open is prohibited.) PS = "H"; Normal mode PS = "L"; Power saving mode
13 (12)	ZC	I	Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = "H"; Normal Do output. ZC = "L"; Do becomes high impedance.
14 (13)	LD/fout	0	Lock detect signal output (LD) /phase comparator monitoring output (fout) . The output signal is selected by LDS bit in the serial data. LDS = "H"; outputs fout (fr/fp monitoring output) LDS = "L"; outputs LD ("H" at locking, "L" at unlocking.)
15 (14)	φР	0	Phase comparator output for an external charge pump.
16 (15)	φR	0	Phase comparator output for an external charge pump.

() : for Bcc Package.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RAGINGS

Parameter	Symbol	Rat	ing	Unit	Remark
Parameter	Symbol	Min.	Max.	Onit	Remark
Power cupply veltage	Vcc	-0.5	+4.0	V	
Power supply voltage	VP	Vcc	+6.0	V	
Output voltage	Vo	-0.5	Vcc +0.5	V	
Input voltage	Vı	-0.5	Vcc +0.5	V	
Output current	lo	-10	+10	mA	
Open drain withstand voltage	Voop	-0.5	+7.0	V	
Storage temperature	T _{stg}	- 55	+125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value	Unit	Remark	
Farameter	Зупион	Min.	Тур.	Max.	Offic	IXEIIIAI K
Power supply voltage	Vcc	2.7	3.0	3.6	V	
Power supply voltage	VP	Vcc	_	6.0	V	
Input voltage	Vı	GND	_	Vcc	V	
Operating temperature	Та	-40	_	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

D		0	0 1:1:		Value		11	
Paramet	ter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Power supply current*1		Icc	fin _{IF} = 2500 MHz, fosc = 12 MHz	_	8.0	_	mA	
Power saving current*	2	lps	Vcc current at PS = "L" and ZC = "H"	_		10	μΑ	
Operating frequency		fin	_	100	_	2500	MHz	
Crystal oscillator opera	ating frequency	fosc	min. 500 mVp-p	3	_	40	MHz	
Input sensitivity	fin	VfinıF	50Ω termination (Refer to the test circuit.)	-10	_	+2	dBm	
	OSCin	Vosc	_	500	_	Vcc	mVp-p	
Innut voltage	Data, Clock,	Vıн	_	Vcc × 0.7	_	_	V	
Input voltage	LE, PS, ZC	VIL	_	_	_	$Vcc \times 0.3$	V	
	Data, Clock,	Іін	_	-1.0	_	+1.0	μА	
	LE, PS	lı∟	_	-1.0	_	+1.0		
Input current	70	Іін	_	-1.0	_	+1.0	μА	
	ZC	I⊫	Pull up input	-100	_	0		
	000:-	Ін	_	0		+100	μΑ	
	OSCin	Iı∟	_	-100	_	0		
	φР	Vol	Open drain output			0.4	V	
	φ R ,	Vон	_	Vcc - 0.4	_	_	V	
Output voltage	LD/fout	Vol	_	_	_	0.4	V	
	Do	Vдон	_	V _P - 0.4	_	_	V	
	Do	V _{DOL}	_	_	_	0.4	V	
High impedance cutoff current	Do	loff	_	_		1.1	μΑ	
	φР	loL	Open drain output	1.0			mA	
	φ R ,	Іон	_	_	_	-1.0	mΛ	
	LD/fou	loL	_	1.0	_	_	mA	
Output current	Do	Ідон	$V_{CC} = 3.0 \text{ V},$ $V_{DOH} = 5 \text{ V},$ $V_{DOH} = 4.0 \text{ V}$	_	-10.0*2	_	mΛ	
	Do	IDOL	$Vcc = 3.0 \text{ V}, \ Vp = 5 \text{ V}, \ Vdol = 1.0 \text{ V}$	_	10.0*2	_	mA	

^{*1 :} Conditions ; Vcc = 3.0 V, Ta = 25 $^{\circ}$ C, in locking state.

^{*2 :} Conditions ; Ta = 25 $^{\circ}$ C

■ FUNCTION DESCRIPTIONS

Pulse Swallow Function

The divide ratio can be calculated using the following equation:

 $f_{VCO} = [(M \times N) + A] \times f_{OSC} \div R \quad (A < N)$

fvco : Output frequency of external voltage controlled oscillator (VCO)

N : Preset divide ratio of binary 11-bit programmable counter (5 to 2,047)

A : Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$)

fosc : Output frequency of the reference frequency oscillator

R : Preset divide ratio of binary 14-bit programmable reference counter (5 to 16,383)

M : Preset divide ratio of modules prescaler (64 or 128)

Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.

Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the clock. When the load enable pin is high, stored data is latched according to the control bit data as follows:


Table.1 Control Bit

SW

Control bit (CNT) Destination of serial data						
Н	17 bit latch (for the programmable reference divider)					
L	18 bit latch (for the programmable divider)					

Shift Register Configuration

Programmable Reference Counter



CNT : Control bit [Table. 1] R1 to R14 : Divide ratio setting bit for the programmable reference counter (5 to 16,383) [Table. 2]

FC : Phase control bit for the phase comparator [Table. 7]

: Divide ratio setting bit for the prescaler (64/65 or 128/129)


LDS : LD/fout signal select bit [Table. 6]

Note: Start data input with MSB first

7

[Table. 5]

Programmable Reference Counter



CNT : Control bit [Table. 1]

N1 to N11 : Divide ratio setting bits for the programmable counter (5 to 2,047) [Table. 3]
A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127) [Table. 4]

Note: Start data input with MSB first

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
5	0	0	0	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	0	0	0	1	1	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

Table.3 Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 5 is prohibited.

• Divide ratio (N) range = 5 to 2,047

Table.4 Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 5 Prescaler Data Setting

SW	Prescaler Divide ratio
Н	64/65
L	128/129

Table. 6 LD/fout Output Select Data Setting

LDS	LD/fout output signal
Н	fout signal
L	LD signal

Relation between the FC input and phase characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (Do) and the phase comparator output (ϕR , ϕP) are reversed according to the FC bit. Also, the monitor pin (four) output is controlled by the FC bit. The relationship between the FC bit and each of Do, ϕR , and ϕP is shown below.


Table. 7 FC Bit Data Setting (LDS = "H")

		FC =	High		FC = Low				
	Do	φR	φР	LD/fout	Do	φR	φР	LD/fout	
$f_r > f_p$	Н	L	L	(fr)	L	Н	Z*	(fp)	
$f_r < f_p$	L	Н	Z*	(fr)	Н	L	L	(fp)	
$f_r = f_p$	Z*	L	Z*	(fr)	Z*	L	Z*	(fp)	

*: High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.

- *: When the LPF and VCO characteristics are similar to (1), set FC bit high.
- *: When the VCO characteristics are similar to (2), set FC bit low.



3. Power Saving Mode (Intermittent Mode Control Circuit)

Setting a PS pin to Low, the IC enters into power saving mode resultatly current sonsumption can be limited to $10~\mu A$ (max.) . Setting PS pin to High, power saving mode is released so that the IC works normally. In addition, the intermittent operation control circuit is included which helps smooth start up from the power

saving mode. In general, the power consumption can be saved by the intermittent operation that powering down or waking up the synthesizer. Such case, if the PLL is powered up uncontrolled, the resulting phase comparator output signal is unpredictable due to an undefined phase relation between reference frequency (f_r) and comparison frequency (f_p) and may in the worst case take longer time for lock up of the loop.

To prevent this, the intermittent operation control circuit enforces a limited error signal output of the phase detector during power up, thus keeping the loop locked.

During the power saving mode, the corresponding section except for indispensable circuit for the power saving function stops working, then current consumption is reduced to 10 μ A (max.) .

Note: • While the power saving mode is executed, ZC pin should be set at "H" or open. If ZC is set at "L" during power saving mode, approximately 10 μA current flows.

- PS pin must be set "L" at Power-ON.
- The power saving mode can be released (PS : L \rightarrow H) 1 μ s later after power supply remains stable.
- During the power saving mode, it is possible to input the serial data.





Table.8 PS Pin Setting

PS pin Status					
Н	Normal mode				
L	Power saving mode				


Table.9 ZC Pin Setting

ZC pin	Do output	
Н	Normal output	
L	High impedance	

■ SERIAL DATA INPUT TIMING



■ PHASE COMPARATOR OUTPUT WAVEFORM



Note : 1. Phase error detection range : -2π to $+2\pi$


- 2. Pulses on Do output signal during locked state are output to prevent dead zone.
- 3. LD output becomes low when phase is two or more. LD output becomes high when phase error is two or less and continues to be so for three cysles or more.
- 4. two and two depend on OSCin input frequency.

 $t_{WU} \ge 8/fosc$ (e. g. $t_{WU} \ge 625ns$, foscin = 12.8 MHz)

 $t_{WL} \le 16/fosc$ (e. g. $t_{WL} \le 1250ns$, foscin = 12.8 MHz)


5. LD becomes high during the power saving mode (PS = "L".)

■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)




■ TYPICAL CHARACTERISTICS


1. fin Input Sensitivity




2. OSCin Input Sensitivity













5. OSCin Input Impedance




■ REFERENCE INFORMATION

Typical plots measured with the test circuit are shown below. Each plot shows lock up time, phase noise and reference leakage.




fvco = 1835 MHz

Kv = 87 MHz/v



■ APPLICATION EXAMPLE



Vp: 5.5 V Max


Note: 1. SSOP-16


2. In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation. It is recommended to consult with a supplier of the crystal resonator. (Reference oscillator circuit provides its own bias, feedback resistor is $100~\text{k}\Omega$ (typ) .)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB15E06PFV1	16-pin Plastic SSOP (FPT-16P-M05)	
MB15E06PV1	16-pad plastic BCC (LCC-16P-M06)	

■ PACKAGE DIMENSION





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F9907

© FUJITSU LIMITED Printed in Japan