ASSP For Power Supply Applications

Multi-Resonance AC/DC Converter IC

MB3873

DESCRIPTION

The MB3873 is a pulse frequency modulation (PFM) type multi-resonance AC/DC converter IC providing soft switching functions in a more compact, higher-efficiency, low-noise package.


Since this product allows reduced number of the components and reduced size of the transformer, it is also compatible with the miniaturization of AC adaptor.

The product retains the multi-resonance for the non-load, over-load and load short-circuit over the wide range of input voltage, making it the appropriate IC for the small-sized AC adaptor.

FEATURES

- Operating power supply voltage : 10 V to 28 V
- Operating current : 2.5 mA Typ
- Low standby current : 400 μA Typ
- Control frequency range : 10 kHz to 800 kHz
- Operating temperature range : -30°C to +105°C
- Soft start circuit on-chip

(Continued)






(Continued)

- Overvoltage detection circuit on-chip
- Overload detection circuit on-chip
- Over temperature detection circuit on-chip
- Under voltage lockout protection circuit on-chip


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin No.	Symbol	I/O	Descriptions	
1	RT		Triangular wave oscillator frequency setting resistor connection pin	
2	СТ	_	Triangular wave oscillator frequency setting capacitor connection pin	
3	RD		Dead time setting resistor connection pin	
4	CD		Delay interval setting capacitor connection pin	
5	FB	I	Control frequency control pin	
6	CS		Soft start capacitor connection pin	
7	GND		Ground pin	
8	OUT	0	Totem pole type output pin	
9	Vcc (O)		Output circuit power supply pin	
10	VREF	0	Reference voltage output pin	
11	Vcc		Reference power and control circuit power supply pin	
12	ENB		UVLO voltage setting resistor connection pin	
13	OTP	I	Overtemperature detection comparator input pin	
14	OVP	I	Overvoltage detection comparator 1 input pin	
15	+IN	I	Overvoltage detection comparator 2 non-inverted input pin	
16	–IN	I	Overvoltage detection comparator 2 inverted input pin	

BLOCK DIAGRAM



Parameter	Symbol	Conditions	Rat	l Init	
Parameter	Symbol	Conditions	Min	Max	Unit
Power supply voltage	Vcc	Vcc, Vcc (O) pin	—	30	V
Output current	lo	OUT pin	_	20	mA
Peak output current	lo	OUT pin, Duty \leq 5 %	_	300	mA
Power dissipation	PD	Ta ≤ +25°C	_	540*	mW
Storage temperature	Tstg	—	-55	+125	°C

ABSOLUTE MAXIMUM RAGINGS

* : The packages are mounted on the dual-sided epoxy board (10 cm \times 10 cm).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Unit		
Farameter	Symbol	Conditions	Min	Тур	Max	Unit
	Vcc	—	10	18	28	V
Power supply voltage	Vcc (O)	—	5	VREF	28	V
Reference voltage output current	lor	Vcc (O) = VREF	-10	—	0	mA
	Max	OTP, OVP pin	0	—	Vcc	V
Input voltage	Vin	+IN, –IN pin	0	_	VREF	V
Output current	lo	OUT pin	-15	—	15	mA
Triangular wave oscillator frequency	fosc	FB = VREF, CS = OPEN	10	105	300	kHz
Timing capacitor	Ст	—	100	220	4700	pF
Timing resistor	Rτ	—	15	33	47	kΩ
Control frequency	fosc	FB controlled	10	105	800	kHz
OSC control current	Гв	FB pin	-1	_	_	mA
Soft start capacitor	Cs	—	_	0.1	1.0	μF
Delay time capacitor	CD	—		0.1	1.0	μF
Dead time resistor	R⊳	—	36	120	250	kΩ
Operating ambient temperature	Та	—	-30	25	105	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

 $(Ta = +25^{\circ}C, Vcc = 18 V, Vcc (O) = V_{REF})$

		Sym- bol Pin no				Value	Value		
Parameter				Conditions	Min	Тур	Max	Unit	
		Vref	10	Ta = 25°C	7.6	8.0	8.4	V	
Reference	Output voltage			Ta = -30 to +85°C	7.44	8.0	8.56	V	
voltage	Input stability	Line	10	Vcc = 10 V to 28 V	-30		30	mV	
block [Ref]	Load stability	Load	10	VREF = 0 mA to -10 mA		25	50	mV	
[Itel]	Short circuit output current	los	10	VREF = 4 V	-35	-25	-15	mA	
Under	Thrashold valtage	Vtlh	10	Vcc = _	15	16	17	V	
voltage	Threshold voltage	VTHL	10	Vcc = _Y	8.8	9.3	9.8	V	
lockout circuit block [UVLO]	Hysteresis width	Vн	10	$V_{\rm H} = V_{\rm TLH} - V_{\rm THL}$	_	6.7		V	
Triangular	Oscillator frequency	fosc1	8	$\label{eq:ct} \begin{split} C_{\text{T}} &= 220 \text{ pF}, \text{R}_{\text{T}} = 33 \text{k} \Omega, \\ \text{FB} &= \text{VREF}, \text{CS} = \text{OPEN} \end{split}$	95	105	115	kHz	
wave oscillator block		fosc2	8	$\label{eq:ct} \begin{array}{l} C_T = 220 \mbox{ pF}, R_T = 33 k\Omega, \\ \mbox{ FB} = -1 \mbox{ mA}, CS = OPEN \end{array}$	535	630	725	kHz	
[OSC]	Frequency temperature stability	∆f/fdt	8	Ta = −30 to +85°C	_	1.0*	_	%	
	Charge current	Ics1	6	CS = 0 V	-35	-25	-15	μΑ	
Coff atort		Ics2	6	CS = 2 V	-3.5	-2.5	-1.5	μΑ	
Soft start block [CS]	Soft start frequency	fcs1	8	$\label{eq:ct} \begin{array}{l} C_{\text{T}} = 220 \text{ pF}, \text{R}_{\text{T}} = 33 \text{ k}\Omega, \\ \text{FB} = \text{VREF}, \text{CS} = 0 \text{ V} \end{array}$	380	450	520	kHz	
		fcs2	8	$\label{eq:ct} \begin{array}{l} C_{T} = 220 \mbox{ pF}, R_{T} = 33 k\Omega, \\ \mbox{ FB} = \mbox{ VREF}, CS = \mbox{ OPEN} \end{array}$	95	105	115	kHz	
Dead time control block [DTC]	Dead time	t DEAD	8	R _D = 120 kΩ	400	500	600	ns	
Overload detection block [OCP]	Threshold current	Ітн	5	—	-60	-40	-20	μA	
	Threshold voltage	Vтн	4	—	3.7	3.9	4.1	V	
	Charge current	Іср	4	_	-14	-10	-6	μΑ	
Overvoltage detection	Threshold voltage	Vтн	14		2.37	2.50	2.63	V	
comparator block1 [OVP1]	Input bias current	Ів	14	OVP = 0 V	-400	-50	—	nA	

*: Standard design value.

(Continued)


(Continued)

(1a - 723 C, VCC - 10 V, VCC (0) - VREP								
	Sym-	Pin no	Conditions	Value			Unit	
Parameter			bol	Conditions	Min	Тур	Max	
Overvoltage detection comparator	Input offset voltage	Vio	15, 16	CS = 1.5 V		—	10	mV
	Common mode input voltage range	Vсм	15, 16	—	0	_	V _{REF} – 1.8	V
block2	Input current	В1	15	+IN = 0 V, -IN = 3 V	-200	-25	—	nA
[OVP2]		B2	16	+IN = 3 V, -IN = 0 V	-200	-25	—	nA
Over	Threshold voltage	Vth	13	—	0.93	0.98	1.03	V
tempera- ture detection comparator block [OTP]	Input bias current	Ів	13	OTP = 0 V	-400	-50	_	nA
	Output source current	ISOURCE	8	Duty ≤ 5 %, OUT = 5 V		-60		mA
	Output sink current	ISINK	8	Duty ≤ 5 %, OUT = 3 V		100		mA
Output	Output voltage	Vон	8	OUT = -15 mA	6.6	7.1	_	V
block [Drive]		Vol	8	OUT = 15 mA		0.9	1.4	V
	Rise time	tr	8	C∟ = 100 pF	—	25		ns
	Fall time	tr	8	C∟ = 100 pF	—	20		ns
General	Standby current	Iccs	11	Vcc = 14 V	_	400	600	μΑ
	Operating power supply current	Icc	11	Vcc = 18 V	_	2.5	3.8	mA
	Cut off power supply current	lcc∟	11	Vcc = 18 V, OTP = 2 V	_	450	680	μA

 $(Ta = +25^{\circ}C, V_{CC} = 18 \text{ V}, V_{CC} (O) = V_{REF})$


*: Standard design value.

■ TYPICAL CHARACTERISTICS




(Continued)

(Continued)



9

MB3873



■ FUNCTIONAL DESCRIPTION

1. Switching Regulator Function

(1) Reference voltage circuit (Ref)

The reference voltage circuit takes the voltage from the Vcc terminal (pin 11) and generates a temperaturecompensated reference voltage (\neq 8V), which is used as the reference voltage supply for the IC internal circuit bias and detection comparator.

The reference voltage can supply a load current of up to 10 mA to an external device through the VREF terminal (pin 10).

(2) Triangular-wave oscillator circuit (OSC)

This circuit is used to generate a triangular oscillator waveform, by connecting timing capacitor and resistor to the CT terminal (pin 2) and RT terminal (pin 1) respectively. The triangular waveform frequency fosc1 is set according to the timing capacitor and resistor.

The triangular oscillator waveform is input to the IC's internal dead time timing circuit (One-Shot-DTC), and can be output from the CT terminal.

(3) Oscillator frequency control circuit (OSC Control)

The oscillator control circuit detects the AC/DC converter output voltage and outputs the PFM control signal to the triangular wave oscillator. The FB terminal (pin 5) carries the AC/DC converter output voltage at the V/I converted OSC control current. When an overload occurs, the detection signal to the overload detection circuit (OCP Comp.) is also output here.

(4) Dead time timing circuit (One-Shot-DTC)

The dead time timing circuit converts the triangular waveform generated by the triangular wave oscillator to a rectangular wave having a pulse width (= dead time t_{DEAD}) set by the dead time setup resistor that is connected to the RD terminal (pin 3).

(5) Output circuit (Drive)

The output circuit has totem pole configuration, and outputs the PFM signal from the OUT terminal (pin 8). The output circuit power is supplied from the Vcc (O) terminal (pin 9).

2. Protective Function

(1) Undervoltage lockout circuit (UVLO)

Power-on surges and momentary drops in power supply voltage can cause errors in control IC operation, which can destroy or damage systems. To prevent the error operation, the UVLO Comp.1 circuit detects low voltage conditions in the supply voltage (Vcc), and sets the VREF terminal (pin 10) to "L" level. The UVLO Comp.2 circuit detects low voltage conditions in the reference voltage, and sets the OUT pin (pin 8) to "L" level.

Overvoltage/overload/over temperature conditions cause the error detection latch (Latch) to be set. If the VREF terminal (pin 10) is set to "L" level, and the supply voltage falls below the UVLO circuit threshold voltage (VTHL), the UVLO Comp.1 resets the error detection latch. Operation is restored when the power supply voltage returns above the threshold voltage (VTHL) of the UVLO circuit.

The threshold voltage can be set to any desired level by connecting resistor between the ENB terminal (pin 12) and GND terminal (pin 7), or between the ENB terminal (pin 12) and Vcc terminal (pin 11) (for internal resistance constants see "BLOCK DIAGRAM").

(2) Overvoltage detection comparator 1 (OVP Comp. 1)

When the input voltage at the OVP terminal (pin 14) is greater than the threshold voltage ($\pm 2.5V$), the overvoltage comparator 1 sets the error detection latch, and sets the VREF terminal (pin 10) and OUT terminal (pin 8) to "L" level.

(3) Overvoltage detection comparator 2 (OVP Comp.2)

When the input voltage at the +IN terminal (pin 15) is greater than the input voltage at the -IN terminal (pin 16), the CS terminal is set to "L" level causing the frequency to increase. When the +IN input voltage falls below the -IN input voltage, soft start processing is performed to restart operation. Overvoltage detection comparator 2 does not provide the same latch operation as OVP Comp.1.

Note that if OVP Comp.2 is not used, the +IN terminal (pin 15) should be shorted to GND, and the -IN terminal (pin 16) should be connected to the VREF terminal (pin 10) by the shortest path (see "PROCESSING WHEN OVERVOLTAGE DETECTION COMPARATOR 2 IS NOT USED").

(4) Overload detection comparator circuit (OCP Comp.)

When an overload occurs, the OCP Comp. circuit detects the overload signal output by the oscillator frequency control circuit, and after a given interval sets the error detection latch and sets the VREF terminal (pin 10) and OUT terminal (pin 8) to "L" level. The time interval from overload detection to setting of the error latch is determined by the delay interval setting capacitor connected to the CD terminal (pin 4).

Note that if the overload detection function is not used, the CD terminal (pin 4) should be shorted to GND by the shortest path (see "PROCESSING WHEN THE CD PIN IS NOT USED").

(5) Overtemperature detection comparator (OTP Comp.)

The over temperature detection comparator detects the input voltage at the OTP terminal (pin 13) and if greater than the threshold voltage (\neq 0.98V) sets the error detection latch, and sets the VREF terminal (pin 10) and OUT terminal (pin 8) to "L" level.

Note that if the overtemperature detection function is not used, the OTP terminal (pin 13) should be shorted to GND by the shortest path (see "PROCESSING WHEN OTP PIN IS NOT USED").

3. Soft Start Function

Soft Start Circuit (CS)

The MB3873 oscillator frequency control circuit includes an on-chip soft start circuit. Soft starting can be provided by connecting a capacitor to the CS terminal (pin 6). At start up, this causes the PFM control signal to be input to the triangular wave oscillator, thereby controlling the control frequency and preventing current rush.

Note that if the soft start function is not used, the CS terminal (pin 6) should be left open. (See "PROCESSING WHEN CS PIN IS NOT USED.")

SETTING THE OSCILLATOR FREQUENCY

The oscillator frequency is set by the timing capacitor C_T and timing resistor R_T connected to the CT pin and RT pin respectively.

Oscillator frequency fosc (when frequency control is not exerted by the FB, CS pins)

$$fosc [kHz] = \frac{7.6 \times 10^5}{C_T [pF] \times R_T [k\Omega]}$$

SETTING THE DEAD TIME

The dead time is set by the dead time resistor R_D connected to the RD pin.

Dead time (output pin square wave pulse width)

tdead $[ns] = 4.8 \times R_D [k\Omega] - 44$

SETTING THE SOFT START TIME

When the MB3873 is started, the soft start capacitor (Cs) connected to the CS terminal begins charging. While the CS terminal voltage is \Rightarrow 0 to 1.1V, the oscillator frequency is controlled by the CS terminal voltage, thereby controlling the output voltage.

The soft start capacitor charging current is as follows

ICS1 \Rightarrow 25 μ A (CS pin voltage \Rightarrow 0 to 1.1V)

ICS2 \Rightarrow 2.5 μ A (CS pin voltage \Rightarrow 1.1 to 3.1V (CS pin clamp voltage))

Soft start time (time until CS pin voltage reaches 1.1V)

$$tcs [s] = \frac{1.2 \times Cs [\mu F]}{25 [\mu A]}$$


SETTNG THE OVERLOAD DETECTION DELAY TIME

When an overload condition is detected, the delay capacitor (C_D) connected to the CD terminal starts charging (\neq 10 μ A), increasing the CD terminal voltage.

When the CD terminal voltage exceeds the threshold voltage (\neq 4V), the error detection latch is set, and the VREF terminal (pin 10) and OUT terminal (pin 8) are set to "L" level.

Overload detection delay time (time from overload detection until error latch is set)


$$t_{CS} [S] = \frac{3.9 \times C_D [\mu F]}{10 [\mu A]}$$



OVERVOLTAGE DETECTION COMPARATOR 2 EQUIVALENT CIRCUIT


■ PROCESSING WHEN OVERVOLTAGE DETECTION COMPARATOR 2 IS NOT USED

When the overvoltage detection comparator 2 is not used, the +IN terminal (pin 15) should be shorted to GND by the shortest possible path, and the -IN terminal (pin 16) should be connected to the VREF terminal (pin 10) by the shortest possible path.




PROCESSING WHEN CD PIN IS NOT USED

When the overload detection function is not used, the CD terminal (pin 4) should be shorted to GND by the shortest possible path.



■ PROCESSING WHEN OTP PIN IS NOT USED


When the over temperature detection function is not used, the OTP terminal (pin 13) should be shorted to GND by the shortest possible path.



When OTP pin is not used

■ PROCESSING WHEN OVP PIN IS NOT USED


When the overvoltage detection function is not used, the OVP terminal (pin 14) should be shorted to GND by the shortest possible path.



When OVP pin is not used

PROCESSING WHEN CS PIN IS NOT USED


When the soft start function is not used, the CS terminal (pin 6) should be left open.




When not connecting a specified resistance to the UVLO Comp. 1, the ENB terminal (pin 12) should be left open. (Open" ENB 12 When ENB pin is not used

■ PROCESSING WHEN ENB PIN IS NOT USED

■ APPLICATION EXAMPLE



REFERENCE DATA



■ NOTES ON USE


- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 M Ω resistors in series.
- Do not apply a negative voltage
 - Applying a negative voltage of –0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.

ORDERING INFORMATION

Part number	Package	Remarks
MB3873PF	16-pin plastic SOP (FPT-16P-M06)	

MB3873

PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0308 © FUJITSU LIMITED Printed in Japan