

60A, 50V, 0.030 Ohm, ESD Rated, P-Channel Power MOSFET

This is a P-Channel power MOSFET manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI circuits, gives optimum utilization of silicon, resulting in outstanding performance. It was designed for use in applications such as switching regulators, switching converters, motor drivers, and relay drivers. This type can be operated directly from integrated circuits.

Formerly developmental type TA09835.

Ordering Information


PART NUMBER	PACKAGE	BRAND
RFG60P05E	TO-247	RFG60P05E

NOTE: When ordering, use the entire part number.

Features


- 60A, 50V
- $r_{DS(ON)} = 0.030\Omega$
- Temperature Compensating PSPICE® Model
- 2kV ESD Rated
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- 175°C Operating Temperature
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC STYLE TO-247



Absolute Maximum Ratings $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

	RFG60P05E	UNITS
Drain to Source Breakdown Voltage (Note 1)	V_{DS} -50	V
Drain to Gate Voltage ($R_{GS} = 20\text{k}\Omega$) (Note 1)	V_{DGR} -50	V
Gate to Source Voltage	V_{GS} ± 20	V
Continuous Drain Current	I_D 60	A
Pulsed Drain Current (Note 3) (Figure 5)	I_{DM} Refer to Peak Current Curve	
Power Dissipation	P_D 215	W
Derate above 25°C	1.43	$\text{W}/^{\circ}\text{C}$
Single Pulse Avalanche Rating (Figure 6)	E_{AS} Refer to UIS Curve	$\text{W}/^{\circ}\text{C}$
Electrostatic Discharge Rating.	E_{SD} 2	kV
MIL-STD-883, Category B(2)		
Operating and Storage Temperature	T_J, T_{STG} -55 to 175	$^{\circ}\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s.	T_L 300	$^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg} 260	$^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}\text{C}$ to 150°C .

Electrical Specifications $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V		-50	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA		-2	-	-4	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -50V, V _{GS} = 0V		-	-	-1	μA
		V _{DS} = 0.8 x Rated BV _{DSS} , T _C = 150°C		-	-	-25	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	I _D = 60A, V _{GS} = -10V (Figure 9)		-	-	0.030	Ω
Turn-On Time	t _(ON)	V _{DD} = -25V, I _D = 30A, R _L = 0.83Ω, V _{GS} = -10V, R _{GS} = 2.5Ω (Figure 13)		-	-	125	ns
Turn-On Delay Time	t _{d(ON)}			-	20	-	ns
Rise Time	t _r			-	60	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	65	-	ns
Fall Time	t _F			-	20	-	ns
Turn-Off Time	t _(OFF)			-	-	125	ns
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to -20V	V _{DD} = -40V, I _D = 60A, R _L = 0.67Ω I _{g(REF)} = -4mA	-	-	450	nC
Gate Charge at 10V	Q _{g(-10)}	V _{GS} = 0V to -10V		-	-	225	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to -2V		-	-	15	nC
Input Capacitance	C _{ISS}	V _{DS} = -25V, V _{GS} = 0V, f = 1MHz (Figure 12)		-	7200	-	pF
Output Capacitance	C _{OSS}			-	1700	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	325	-	pF
Thermal Resistance, Junction to Case	R _{θJC}			-	-	0.70	°C/W
Thermal Resistance, Junction to Ambient	R _{θJA}			-	-	30	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V_{SD}	$I_{SD} = -60\text{A}$	-	-	-1.75	V
Diode Reverse Recovery Time	t_{RR}	$I_{SD} = -60\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	200	ns

NOTE:

2. Pulse test: pulse width $\leq 300\mu\text{s}$ maximum, duty cycle $\leq 2\%$.
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA





FIGURE 5. PEAK CURRENT CAPABILITY

Typical Performance Curves Unless Otherwise Specified (Continued)



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)





FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 13. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. RESISTIVE SWITCHING WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 18. GATE CHARGE TEST CIRCUIT




FIGURE 19. GATE CHARGE WAVEFORMS

