

14A, 370V N-Channel, Logic Level, Voltage Clamping IGBTs

This N-Channel IGBT is a MOS gated, logic level device which is intended to be used as an ignition coil driver in automotive ignition circuits. Unique features include an active voltage clamp between the collector and the gate which provides Self Clamped Inductive Switching (SCIS) capability in ignition circuits. Internal diodes provide ESD protection for the logic level gate. Both a series resistor and a shunt resistor are provided in the gate circuit.


Formerly Developmental Type TA49169.

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGT1S14N37G3VLS	TO-263AB	14N37GVL
HGTP14N37G3VL	TO-220AB	14N37GVL

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB in tape and reel, i.e. HGT1S14N37G3VLS9A

Symbol




Features


- Logic Level Gate Drive
- Internal Voltage Clamp
- ESD Gate Protection
- $T_J = 175^{\circ}\text{C}$
- Internal Series and Shunt Gate Resistors
- Low Conduction Loss
- Ignition Energy Capable

Packaging

JEDEC TO-263AB



JEDEC TO-220AB



INTERSIL CORPORATION IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

HGT1S14N37G3VLS, HGTP14N37G3VL

Absolute Maximum Ratings $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

	HGT1S14N37G3VLS, HGTP14N37G3VL	UNITS
Collector to Emitter Breakdown Voltage at 10mA	BV_{CER} 380	V
Emitter to Collector Breakdown Voltage at 10mA	BV_{ECS} 24	V
Collector Current Continuous at $V_{GE} = 5\text{V}$, $T_C = 25^{\circ}\text{C}$	I_{C25} 25	A
at $V_{GE} = 5\text{V}$, $T_C = 110^{\circ}\text{C}$	I_{C110} 18	A
Gate to Emitter Voltage (Note 1)	V_{GEM} ± 10	V
Inductive Switching Current at $L = 3\text{mH}$, $T_C = 25^{\circ}\text{C}$	I_{SCIS} 15	A
at $L = 3\text{mH}$, $T_C = 150^{\circ}\text{C}$	I_{SCIS} 11.5	A
Collector to Emitter Avalanche Energy at $L = 3\text{mH}$, $T_C = 25^{\circ}\text{C}$	E_{AS} 340	mJ
Power Dissipation Total at $T_C = 25^{\circ}\text{C}$	P_D 136	W
Power Dissipation Derating $T_C > 25^{\circ}\text{C}$	0.91	W/ $^{\circ}\text{C}$
Storage Junction Temperature Range	T_{STG} -55 to 175	$^{\circ}\text{C}$
Operating Junction Temperature Range	T_J -55 to 175	$^{\circ}\text{C}$
Electrostatic Voltage HBM at 250pF, 1500 Ω All Pin Configurations	ESD 5	kV
Electrostatic Voltage MM at 200pF, 0 Ω All Pin Configurations	ESD 2	kV
Maximum Lead Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	T_L 300	$^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	T_{PKG} 260	$^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. May be exceeded if I_{GEM} is limited to 10mA.

Electrical Specifications $T_J = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV _{CER}	I _C = 10mA, R _G = 1kΩ, V _{GE} = 0V, T _J = -55°C to 175°C (Figure 16)		320	350	380	V
Gate to Emitter Plateau Voltage	V _{GEP}	I _C = 6.5A, V _{CE} = 12V		-	2.76	-	V
Gate Charge	Q _{G(ON)}	I _C = 6.5A, V _{CE} = 12V, V _{GE} = 5V (Figure 16)		-	27	-	nC
Collector to Emitter Clamp Breakdown Voltage	BV _{CE(CL)}	I _C = 15A, R _G = 1kΩ		320	350	380	V
Emitter to Collector Breakdown Voltage	BV _{ECS}	I _C = 10mA		24	28	-	V
Collector to Emitter Leakage Current	I _{CES}	V _{CE} = 300V, V _{GE} = 0V (Figure 13)	T _J = 25°C	-	-	40	μA
			T _J = 175°C	-	-	250	μA
		V _{CE} = 250V, V _{GE} = 0V (Figure 13)	T _J = 25°C	-	-	10	μA
			T _J = 175°C	-	-	75	μA
Emitter to Collector Leakage Current	I _{ECS}	V _{EC} = -24V, V _{GE} = 0V (Figure 13)	T _J = 25°C	-	-	10	mA
			T _J = 175°C	-	-	50	mA
Collector to Emitter On-State Voltage	V _{CE(ON)}	I _C = 6A, V _{GE} = 4.0V (Figures 3 through 9)	T _J = -55°C	-	1.3	1.45	V
			T _J = 25°C	-	1.25	1.6	V
		I _C = 10A, V _{GE} = 4.5V (Figures 3 through 9)	T _J = 25°C	-	1.45	1.75	V
			T _J = 175°C	-	1.5	1.9	V
		I _C = 14A, V _{GE} = 5V (Figures 3 through 9)	T _J = 25°C	-	1.6	2	V
			T _J = 175°C	-	1.7	2.3	V
Gate to Emitter Threshold Voltage	V _{GE(TH)}	I _C = 1mA, V _{CE} = V _{GE} (Figure 12)		1.3	1.8	2.2	V
Gate Series Resistance	R ₁			-	70	150	Ω
Gate to Emitter Resistance	R ₂			10	18	26	kΩ
Gate to Emitter Leakage Current	I _{GES}	V _{GE} = ±10V		±310	±500	±1000	μA

HGT1S14N37G3VLS, HGTP14N37G3VL

Electrical Specifications $T_J = 25^{\circ}\text{C}$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Gate to Emitter Breakdown Voltage	BV_{GES}	$I_{GES} = \pm 2\text{mA}$	± 12	± 14	-	V
Current Turn-On Delay Time - Resistive Load	$t_{d(ON)}$	$I_C = 6.5\text{A}$, $R_G = 1\text{k}\Omega$, $V_{GE} = 5\text{V}$, $R_L = 2.1\Omega$, $V_{DD} = 14\text{V}$, $T_J = 150^{\circ}\text{C}$ (Figure 14)	-	1	4	μs
Current Turn-On Rise Time - Resistive Load	t_{rI}	$I_C = 6.5\text{A}$, $R_G = 1\text{k}\Omega$, $V_{GE} = 5\text{V}$, $R_L = 2.1\Omega$, $V_{DD} = 14\text{V}$, $T_J = 150^{\circ}\text{C}$ (Figure 14)	-	3	7	μs
Current Turn-Off Time - Inductive Load	$t_{d(OFF)} + t_{fI}$	$I_C = 6.5\text{A}$, $R_G = 1\text{k}\Omega$, $V_{GE} = 5\text{V}$, $L = 300\mu\text{H}$, $V_{DD} = 300\text{V}$, $T_J = 150^{\circ}\text{C}$ (Figure 14)	-	10	30	μs
Inductive Use Test	I_{SCIS}	$L = 3\text{mH}$, $V_G = 5\text{V}$, $R_G = 1\text{k}\Omega$ (Figures 1 and 2)	$T_C = 150^{\circ}\text{C}$	11.5	-	A
			$T_C = 25^{\circ}\text{C}$	15	-	A
Thermal Resistance	$R_{\theta JC}$	(Figure 18)	-	-	1.1	$^{\circ}\text{C/W}$

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. SELF CLAMPED INDUCTIVE SWITCHING CURRENT vs TIME IN AVALANCHE




FIGURE 2. SELF CLAMPED INDUCTIVE SWITCHING CURRENT vs INDUCTANCE




FIGURE 3. COLLECTOR TO EMITTER ON-STATE VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 4. COLLECTOR TO EMITTER ON-STATE VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 7. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 8. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 9. COLLECTOR TO EMITTER ON-STATE VOLTAGE




FIGURE 10. TRANSFER CHARACTERISTIC

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 11. DC COLLECTOR CURRENT vs CASE TEMPERATURE




FIGURE 12. THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 13. LEAKAGE CURRENT vs JUNCTION TEMPERATURE




FIGURE 14. SWITCHING TIME vs JUNCTION TEMPERATURE




FIGURE 15. CAPACITANCE vs COLLECTOR TO EMITTER VOLTAGE




FIGURE 16. GATE CHARGE WAVEFORMS

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 17. BREAKDOWN VOLTAGE vs SERIES GATE RESISTANCE




FIGURE 18. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE

Test Circuits




FIGURE 19. INDUCTIVE SWITCHING TEST CIRCUIT





FIGURE 20. t_{ON} AND t_{OFF} SWITCHING TEST CIRCUIT


TO-263AB SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE


MINIMUM PAD SIZE RECOMMENDED FOR
SURFACE-MOUNTED APPLICATIONS


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b ₁	0.045	0.055	1.15	1.39	4, 5
b ₂	0.310	-	7.88	-	2
c	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
E	0.395	0.405	10.04	10.28	-
e	0.100 TYP		2.54 TYP		7
e ₁	0.200 BSC		5.08 BSC		7
H ₁	0.045	0.055	1.15	1.39	-
J ₁	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L ₁	0.090	0.110	2.29	2.79	4, 6
L ₂	0.050	0.070	1.27	1.77	3
L ₃	0.315	-	8.01	-	2

NOTES:

- These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
- L₃ and b₂ dimensions established a minimum mounting surface for terminal 4.
- Solder finish uncontrolled in this area.
- Dimension (without solder).
- Add typically 0.002 inches (0.05mm) for solder plating.
- L₁ is the terminal length for soldering.
- Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
- Controlling dimension: Inch.
- Revision 10 dated 5-99.

TO-263AB
24mm TAPE AND REEL

GENERAL INFORMATION

- 800 PIECES PER REEL.
- ORDER IN MULTIPLES OF FULL REELS ONLY.
- MEETS EIA-481 REVISION "A" SPECIFICATIONS.

TO-220AB**3 LEAD JEDEC TO-220AB PLASTIC PACKAGE**

LEAD
 Lead No. 1
 Lead No. 2
 Lead No. 3
 Term. No. 4
 Mounting Flange

TERMINAL
 Gate
 Collector
 Emitter
 Collector

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.170	0.180	4.32	4.57	-
A ₁	0.048	0.052	1.22	1.32	-
b	0.030	0.034	0.77	0.86	3, 4
b ₁	0.045	0.055	1.15	1.39	2, 3
c	0.014	0.019	0.36	0.48	2, 3, 4
D	0.590	0.610	14.99	15.49	-
D ₁	-	0.160	-	4.06	-
E	0.395	0.410	10.04	10.41	-
E ₁	-	0.030	-	0.76	-
e	0.100 TYP		2.54 TYP		5
e ₁	0.200 BSC		5.08 BSC		5
H ₁	0.235	0.255	5.97	6.47	-
J ₁	0.100	0.110	2.54	2.79	6
L	0.530	0.550	13.47	13.97	-
L ₁	0.130	0.150	3.31	3.81	2
$\varnothing P$	0.149	0.153	3.79	3.88	-
Q	0.102	0.112	2.60	2.84	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
2. Lead dimension and finish uncontrolled in L₁.
3. Lead dimension (without solder).
4. Add typically 0.002 inches (0.05mm) for solder coating.
5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
7. Controlling dimension: Inch.
8. Revision 2 dated 7-97.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site **www.intersil.com**

Sales Office Headquarters**NORTH AMERICA**

Intersil Corporation
 P. O. Box 883, Mail Stop 53-204
 Melbourne, FL 32902
 TEL: (321) 724-7000
 FAX: (321) 724-7240

EUROPE

Intersil SA
 Mercure Center
 100, Rue de la Fusee
 1130 Brussels, Belgium
 TEL: (32) 2.724.2111
 FAX: (32) 2.724.22.05

ASIA

Intersil Ltd.
 8F-2, 96, Sec. 1, Chien-kuo North,
 Taipei, Taiwan 104
 Republic of China
 TEL: 886-2-2515-8508
 FAX: 886-2-2515-8369