# ÷2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL CLOCK GENERATOR

### GENERAL DESCRIPTION




The ICS87332I-01 is a high performance ÷2 Differential-to-2.5V/3.3V ECL/LVPECL Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The CLK, nCLK pair can accept most

standard differential input levels The ICS87332I-01 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS87332I-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


### **F**EATURES

- 1 ÷2 differential 2.5V/3.3V LVPECL/ ECL output
- · 1 CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Maximum output frequency: 500MHz
- Maximum input frequency: 1GHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Part-to-part skew: 400ps (maximum)
- Propagation delay: 1.6ns (maximum)
- LVPECL mode operating voltage supply range:  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0V$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{EE} = -2.375V$  to -3.8V
- -40°C to 85°C ambient operating temperature
- Compatible to part number MC100EP32

#### **BLOCK DIAGRAM**



### PIN ASSIGNMENT



ICS87332I-01

8-Lead SOIC
3.90mm x 4.90mm x 1.37mm package body

M Package

Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	<b>/pe</b>	Description
1	MR	Input	Pulldown	Master reset. When LOW, outputs are enabled. When HIGH, divider is reset forcing Q output LOW and nQ output HIGH. LVCMOS / LVTTL interface level.
2	CLK	Input	Pulldown	Non-inverting differential clock input.
3	nCLK	Input	Pullup	Inverting differential clock input.
4	nc	Unused		No connect.
5	V <sub>EE</sub>	Power		Negative supply pin.
6, 7	Q, nQ	Output		Differential output pair. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				4	pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		ΚΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		ΚΩ




FIGURE 1 - TIMING DIAGRAM

## ÷2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL CLOCK GENERATOR

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>cc</sub> 4.6V

 $\begin{array}{lll} \text{Inputs, V}_{\text{I}} & -0.5\text{V} \;\; \text{to V}_{\text{CC}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V} \;\; \text{to V}_{\text{CC}} + 0.5\text{V} \\ \text{Package Thermal Impedance, $\theta_{\text{JA}}$} & 112.7^{\circ}\text{C/W} \;\; (0 \;\; \text{lfpm}) \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C} \;\; \text{to } 150^{\circ}\text{C} \\ \end{array}$ 

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		2.375	3.3	3.8	V
I <sub>EE</sub>	Power Supply Current				30	mA

Table 3B. LVCMOS DC Characteristics,  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	MR		2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	MR		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	MR	$V_{CC} = V_{IN} = 3.8V$			150	μΑ
I	Input Low Current	MR	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μΑ

**Table 3C. Differential DC Characteristics,**  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK	$V_{CC} = V_{IN} = 3.8V$			150	μA
<b>'</b> ін	Imput High Current	nCLK	$V_{CC} = V_{IN} = 3.8V$			5	μA
	Input Low Current	CLK	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μA
<sup>1</sup> IL	Input Low Current	nCLK	$V_{CC} = 3.8V, V_{IN} = 0V$	-150			μA
V <sub>PP</sub>	Peak-to-Peak Input \	/oltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu NOTE 1, 2	t Voltage;		V <sub>EE</sub> + 0.5		V <sub>cc</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as V<sub>IH</sub>.

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{cc}$  + 0.3V.

# ÷2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL CLOCK GENERATOR

Table 3D. LVPECL DC Characteristics,  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0$ ,  $TA = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 1.0	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.65		0.9	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cc}$  - 2V.

Table 4. AC Characteristics,  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Input Frequency				1	GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1	f≤1GHz	1.1	1.4	1.6	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				400	ps
t <sub>R</sub>	Output Rise Time	20% to 80%	200		700	ps
t <sub>F</sub>	Output Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		49		51	%


All parameters measured at 500MHz unless noted otherwise.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


### PARAMETER MEASUREMENT INFORMATION














### Power Considerations

This section provides information on power dissipation and junction temperature for the ICS87332-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS87332-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.8V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.8V \* 30mA = 114mW
- Power (outputs)<sub>MAX</sub> = 30.2mW/Loaded Output pair
   If all outputs are loaded, the total power is 1 \* 30.2mW = 30.2mW

Total Power MAX (3.8V, with all outputs switching) = 114mW + 30.2mW = 144.2mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{IA} * Pd_{total} + T_{A}$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.144\text{W} * 103.3^{\circ}\text{C/W} = 99.9^{\circ}\text{C}$ . This is well below the limit of 125°C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 5. Thermal Resistance  $\theta_{\text{JA}}$  for 8-pin SOIC, Forced Convection

# θ<sub>JA</sub> by Velocity (Linear Feet per Minute) 0 200


O200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 2.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 1.0V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 1.0V$$

• For logic low, 
$$V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$$
  
 $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.7V$ 

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{_L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{_L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 1V)/50\Omega] * 1V = \textbf{20.0mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30.2mW

÷2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL CLOCK GENERATOR

### RELIABILITY INFORMATION

Table 6.  $\theta_{\text{JA}} \text{vs. A} \text{ir Flow Table}$ 

### $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS87332I-01 is: 383



#### PACKAGE OUTLINE - M SUFFIX






TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters			
STWIBOL	MINIMUN	MAXIMUM			
N	8				
А	1.35	1.75			
A1	0.10	0.25			
В	0.33	0.51			
С	0.19	0.25			
D	4.80	5.00			
E	3.80	4.00			
е	1.27 [	BASIC			
Н	5.80	6.20			
h	0.25	0.50			
L	0.40	1.27			
α	0°	8°			

Reference Document: JEDEC Publication 95, MS-012



# ÷2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL CLOCK GENERATOR

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS87332AMI-01	332AI01	8 lead SOIC	96 per tube	-40°C to 85°C
ICS87332AMI-01T	332AI01	8 lead SOIC on Tape and Reel	2500	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.