

**INTRODUCTION**

KB8527B is a monolithic circuit which can be used in high performance 60MHz MCA type CLP System.

The KB8527B is a subsystem IC for FM / FSK receiving systems and a complete one chip FM / FSK receiver IC for 60MHz system. It's feature includes receiving functions for FM / FSK systems, a compandor to remove external noise, and PLL (Phase Lock Loop) of channel selection which blocks surrounding frequency interference.

The KB8527B can be used with a wide range of FM / FSK VHF bandwidth systems, including cordless phone, and the narrow band voice and data sending / receiving systems.

To make applications easily and simply, peripheral parts are minimized.

48 -QFP- 1010E

**ORDERING INFORMATION**


| Device     | Package          | Operating Temperature |
|------------|------------------|-----------------------|
| + KB8527BQ | 48 - QFP - 1010E | -20 ~ + 70••          |

+ : New product


**FEATURES**

- .. Operating voltage range : 2.0V ~ 5.5V
- .. Typical supply current : 13.5mA at 3.6V
- .. Built - in low battery detection function ( selectable 3.45V, 3.3V, 3.0V, 2.2V, 2.1V )
- .. Built - in speaker amplifier
- Built - in splatter filter
- Built - in dual conversion receiver, compandor and universal PLL
- .. FM Receiver
  - Complete dual conversion circuit
  - Excellent input sensitivity (0.7••rms at 20dB SINAD)
- .. Compandor
  - Easy gain control to use external component
  - Included ALC (Automatic Level Control) circuit
  - Included Mute logic
- .. Universal PLL
  - RX (TX) divided counter range : 1/16 ~ 1/16383
  - Reference frequency divided counter range : 1/16 ~ 1/4095
  - Lock detector signal output
  - Serial interface with MICOM for controlling each block

## BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN DESCRIPTION

| Pin No      | Symbol             | Description                                                                                                                                                                                                                                                                                                                                                                                    |
|-------------|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1           | PDT                | Phase detector output terminal of the transmitter at PLL.<br>If $f_{TX} > f_{REF}$ or $f_{TX}$ is leading •• the output is negative pulse<br>If $f_{TX} < f_{REF}$ or $f_{TX}$ is lagging •• the output is positive Pulse<br>if $f_{TX} = f_{REF}$ and the same phase •• the output is High Impedance                                                                                          |
| 2           | CO                 | Compressor output terminal of compandor ; connected to the splatter filter amp input terminal.                                                                                                                                                                                                                                                                                                 |
| 3           | SFI                | Input terminal of Splatter filter amp.                                                                                                                                                                                                                                                                                                                                                         |
| 4           | SFO                | Output terminal of Splatter filter amp.                                                                                                                                                                                                                                                                                                                                                        |
| 5           | LDT/<br>CDO        | LDT : Output terminal of transmitter lock detector in PLL block. Output is low if PLL is in lock state and is high if PLL is in unlock state.<br><br>CDO : As an output terminal of the carrier detector buffer, connected to (RSSI) terminal of MICOM. This pin outputs the contents of Meter Driver buffer which is turned on / off, according to the signal level detected by Meter Driver. |
| 6           | GND <sub>PLL</sub> | Ground.<br>Ground of logic section at PLL.                                                                                                                                                                                                                                                                                                                                                     |
| 7<br>8<br>9 | CLK<br>DATA<br>EN  | These pins are serial interface terminals for programming reference counter, auxiliary reference counter, TX channel counter, RX channel counter and control block that controls internal each block with test mode and power saving mode.                                                                                                                                                     |
| 10          | LBD                | Low Battery Detecting output. ( Selectable 3.45V, 3.3V, 3.0V, 2.2V, 2.0V ).<br>During the normal operation, output level is low, but it is high at low battery detection. As this pin is an open collector type, it requires a pull - up resister.                                                                                                                                             |
| 11          | AGIC               | This pin bypasses AC elements at the feedback loop which come from the SUM amp block of COMPRESSOR. A capacitor should be connected between this terminal and GND. ( C = 2.2 uF )                                                                                                                                                                                                              |

| Pin No | Symbol        | Description                                                                                                                                                                                                                                                                                                                                                                                                        |
|--------|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 12     | CRC           | Converts waveform from the full wave rectifier to DC element at the rectifier block of Compressor. ( RC = 33 msec )                                                                                                                                                                                                                                                                                                |
| 13     | CPI -         | Pre - amp inverting input terminal of Compressor.<br>Adjusts the negative feedback loop gain. ( in application, gain is 5 )                                                                                                                                                                                                                                                                                        |
| 14     | CPI +         | Pre - amp non - inverting input terminal of Compressor.<br>Used as an input terminal for voice signals.                                                                                                                                                                                                                                                                                                            |
| 15     | GND<br>(COMP) | Ground.<br>Ground of Compandor.                                                                                                                                                                                                                                                                                                                                                                                    |
| 16     | Vcc<br>(COMP) | Supply voltage.<br>Power supply terminal of Compandor.                                                                                                                                                                                                                                                                                                                                                             |
| 17     | SAO 2         | Output terminal of speaker amp 2.<br>This signal is the same as SAO1 output, but phase difference is 180° for SAO1.<br>DC voltage level is $(V_{cc} - 0.7V) / 2$ .                                                                                                                                                                                                                                                 |
| 18     | SAO 1         | Output terminal of Speaker amp 1.<br>DC voltage level is $(V_{cc} - 0.7V) / 2$ .                                                                                                                                                                                                                                                                                                                                   |
| 19     | SAI           | Speaker Amp 1 input terminal.<br>Between this terminal and Expander output terminal, uses a AC coupled.                                                                                                                                                                                                                                                                                                            |
| 20     | EO            | Output terminal of Expander, from which a regenerated voice signals are emitted.                                                                                                                                                                                                                                                                                                                                   |
| 21     | ERC           | Converts waveform from the full wave rectifier to DC element at the rectifier block of Expander. ( RC = 33 msec )                                                                                                                                                                                                                                                                                                  |
| 22     | EPI -         | Pre - amp inverting input terminal of Expander.<br>Adjusts the negative feedback loop gain. ( in application, gain is 5 )                                                                                                                                                                                                                                                                                          |
| 23     | ALC           | Reference current input terminal of Automatic Level Control ( ALC ) ; Adjusts THD of compressor output voltage to less than 3 % or limites the frequency deviation of TX if the input is higher than a certain level. The ALC circuit may be turned off depending on the ALC reference current or the magnitude of output voltage may be limited if it is higher than a certain level. ( Iref = 8uA, Ralc = 120° ) |

| Pin No | Symbol          | Description                                                                                                                                                                                                                                                                                                       |
|--------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 24     | $V_{REF(Comp)}$ | Reference voltage ( $V_{REF} = 1V$ ). Supplies a regulator voltage to the Compressor and Expander of COMPANDER.                                                                                                                                                                                                   |
| 25     | MDO             | Output terminal of the Meter Driver.<br>Amplitude of RF input signal for useful frequency is detected by Meter Driver circuit. The Meter Driver circuit has perfect linear characteristic of 60 dB range for input signal level. ( $0.1\text{ dB}$ )                                                              |
| 26     | DSCO            | Output terminal of Data Slicing comparator.<br>Separates Frequency Shift Keying (FSK) serial data and executes data shapping and limiting.                                                                                                                                                                        |
| 27     | DSCI            | Input terminal of Data slicing comparator.<br>Non - inverting type with the negative input terminal biased to $1/2 V_{cc}$ .                                                                                                                                                                                      |
| 28     | RAO             | Recovered Audio Output terminal. Voice signals detected by the Quadrature Detector are amplified and then output through this terminal.                                                                                                                                                                           |
| 29     | QCI             | Quadrature coil input terminal.<br>The 455 KHz oscillator circuit is an $L_p=680\mu H$ , $C_p=180\text{ pF}$ valued LC tank circuit. Voice signals are detected by mixture of 455 KHz ( by phase difference ) which is converted from mixer 2.                                                                    |
| 30     | $GND_{RX}$      | Ground .<br>Ground for Receiver.                                                                                                                                                                                                                                                                                  |
| 31     | LD              | Limiter input and decoupling terminal.<br>Removes amplitude modulation elements caused by fading or FM signal noise. Limiting IF amplifies and limits the second intermediate frequency, 455 KHz. The input impedance of the limiting IF amplifier is set to $1.5\text{ k}\Omega$ .                               |
| 32     | LI              | While FM waves are transmitted with constant magnitude, their magnitudes are slightly modulated due to reflection from obstacles, fading phenomenon, noise wave, and mixing with AM wave elements before entering the receiver's antenna. The limiter makes amplitude uniform by removing these AM wave elements. |

| Pin No   | Symbol              | Description                                                                                                                                                                                                                                                                                                                                                                     |
|----------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 33       | V <sub>CC(RX)</sub> | Supply voltage.<br>Supplies power to the Receiver.                                                                                                                                                                                                                                                                                                                              |
| 34       | 2MO                 | Output terminal of Mixer 2. Second intermediate frequency ( 455 KHz ), generated by mixing first intermediate frequency ( 10.7 MHz ) and Second Local Oscillator is output.                                                                                                                                                                                                     |
| 35<br>36 | 2LOI<br>2LOI        | Input terminal of second local oscillator. Generates second local oscillator frequency to convert output from mixer 1 ( 10.7 MHz ) into second intermediate frequency. It is an oscillator with crystal of 10.24 MHz and 10.245 MHz.                                                                                                                                            |
| 37       | 2MI                 | Input terminal of mixer 2. Output from mixer 1 is entered to mixer 2 input terminal via 10.7 MHz ceramic filter. Second mixer converts frequency to second intermediate frequency ( 455 KHz : AM IF ).                                                                                                                                                                          |
| 38       | 1MO                 | Output terminal of mixer 1.<br>The signal from mixer 1 and the frequency of the first local oscillator are mixed to produce the first intermediate frequency, which is the output through this terminal. The output terminal is an emitter follower with an output impedance of 330 $\Omega$ to match the 330 $\Omega$ input / output impedance of the 10.7 MHz ceramic filter. |
| 39<br>40 | 1LOI<br>1LOI        | Input terminal of the first local oscillator.<br>The local oscillator is a voltage controlled oscillator. local oscillation frequency and received frequency are mixed at mixer 1 and then converted to the first intermediate frequency of 10.7 MHz or 10.695 MHz.                                                                                                             |
| 41       | VCO <sub>Rx</sub>   | The terminal which variable capacitor is included in the chip. Used as an input terminal where 1 <sup>st</sup> local oscillation frequency is changed by varying the capacitor connected between 1 <sup>st</sup> local oscillator terminals.<br>The internal variable capacitor has the value of 18.73 ~ 15.86 pF depending on the applied voltage. ( 1.0 ~ 2.0 V )             |
| 42<br>43 | 1MI<br>1MI          | Input terminal of Mixer 1. This mixer is made of double balanced multiplier.<br>The received signal amplified at RF AMP is input to this terminal.                                                                                                                                                                                                                              |
| 44       | GND<br>(PLL)        | Ground.<br>Ground for analog at PLL.                                                                                                                                                                                                                                                                                                                                            |

| Pin No | Symbol         | Description                                                                                                                                                                                                                                                                                        |
|--------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 45     | PDR            | Phase detector output terminal of the receiver at PLL.<br>If $f_{RX} > f_{REF}$ or $f_{RX}$ is Leading •• The output is negative pulse<br>If $f_{RX} < f_{REF}$ or $f_{RX}$ is Lagging •• The output is positive pulse<br>If $f_{RX} = f_{REF}$ and the same phase •• The output is high impedance |
| 46     | $V_{REF(PLL)}$ | PLL voltage reference output pin.<br>An internal voltage regulator provides a stable power supply voltage for the RX and TX PLLs.                                                                                                                                                                  |
| 47     | $V_{CC(PLL)}$  | Power supply terminal of PLL.                                                                                                                                                                                                                                                                      |
| 48     | TIF            | Input terminal of TX channel counter.<br>AC coupling with TX VCO.<br>Minimum input level is 300 mVp-p ( at 60MHz ).                                                                                                                                                                                |

## ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

| Characteristic         | Symbol           | Value        | Unit |
|------------------------|------------------|--------------|------|
| Maximum Supply Voltage | V <sub>CC</sub>  | 5.5          | V    |
| Power Dissipation      | P <sub>D</sub>   | 600          | mW   |
| Operating Temperature  | T <sub>OPR</sub> | -20 ~ + 70   | °C   |
| Storage Temperature    | T <sub>STG</sub> | - 55 ~ + 150 | °C   |

CURRENT CONSUMPTION AT EACH MODE (V<sub>CC</sub> = 3.6V)

| Modes                               | Min. | Typ.   | Max.  |
|-------------------------------------|------|--------|-------|
| Inactive mode                       | -    | 350µA  | 600µA |
| RX mode                             | -    | 6.6mA  | -     |
| Communication mode<br>(Active mode) | -    | 13.5mA | -     |

CURRENT CONSUMPTION IN EACH BLOCK (V<sub>CC</sub> = 3.6V)

| Modes           |         | Min. | Typ.  | Max.  |
|-----------------|---------|------|-------|-------|
| Receiver part   |         | -    | 5.0mA | 7.5mA |
| Expander part   |         | -    | 1.4mA | 2.1mA |
| Speaker part    |         | -    | 1.7mA | 2.5mA |
| compressor part |         | -    | 3.0mA | 4.5mA |
| PLL             | RX part | -    | 1.6mA | 2.4mA |
|                 | TX part | -    | 0.8mA | 1.2mA |

## ELECTRICAL CHARACTERISTICS

| Characteristic    | Symbol          | Test Conditions | Min | Typ | Max | Unit |
|-------------------|-----------------|-----------------|-----|-----|-----|------|
| Operating Voltage | V <sub>CC</sub> |                 | 2.0 | -   | 5.5 | V    |

## RECEIVER

(V<sub>CC</sub> = 3.6V, f<sub>c</sub> = 49.7MHz, f<sub>DEV</sub> = 3KHz, f<sub>MOD</sub> = 1KHz, T<sub>a</sub> = 25°C, unless otherwise specified)

| Characteristic                             | Symbol               | Test Conditions                                           | Min  | Typ  | Max  | Unit  |
|--------------------------------------------|----------------------|-----------------------------------------------------------|------|------|------|-------|
| Input for -3dB Sensitivity                 | V <sub>LIM</sub>     | -3dB Point                                                | -    | 0.7  | 2.0  | ••rms |
| Input for 20dB Sensitivity                 | V <sub>I(SEN)</sub>  | Modulation Input                                          | -    | 0.7  | 2.0  | ••rms |
| S/N Ratio                                  | S/N                  | Modulation Input<br>No Modulation Input                   | 48   | 55   | -    | dB    |
| Recovered Audio Output                     | V <sub>O(RA)</sub>   | RFin = 1mVrms                                             | 145  | 185  | 225  | mVrms |
| Noise Output Level                         | V <sub>NO</sub>      | RFin = No Input                                           | -    | 130  | 205  | mVrms |
| Recovered Audio Output<br>Voltage Drop     | V <sub>O(RAD)</sub>  | V <sub>CC</sub> = 5V •• 2V<br>RFin = 1mVrms               | -8   | -3.3 | -    | dB    |
| Detect Output Voltage                      | V <sub>O(DET)</sub>  | RFin = 1mVrms                                             | 1.0  | 1.5  | 2.0  | V     |
| Carrier Detector<br>Threshold              | V <sub>TH(DET)</sub> | RFin = No Input                                           | 0.49 | 0.60 | 0.73 | V     |
| Comparator Threshold<br>Voltage Difference | ••V <sub>TH</sub>    | V <sub>COMP</sub> = 150mVp-p<br>R <sub>L</sub> = 180••    | 70   | 110  | 150  | mV    |
| Comparator Output<br>Voltage 1             | V <sub>OH</sub>      | V <sub>COMP</sub> = 150mVp-p<br>R <sub>L</sub> = 180••    | 2.7  | 3.0  | -    | V     |
| Comparator Output<br>Voltage 2             | V <sub>OL</sub>      | V <sub>COMP</sub> = 150mVp-p<br>R <sub>L</sub> = 180••    | -    | 0.25 | 0.5  | V     |
| First Mixer Conversion<br>Voltage Gain     | ••G <sub>V(1M)</sub> | V <sub>I(43)</sub> = 1mVrms<br>R <sub>L(38)</sub> = 330•• | 14   | 18   | 22   | dB    |
| Second Mixer Conversion<br>Voltage Gain    | ••G <sub>V(2M)</sub> | V <sub>I(37)</sub> = 1mVrms<br>R <sub>L(34)</sub> = 1.5•• | 17   | 21   | 25   | dB    |

## ELECTRICAL CHARACTERISTICS (Continued)

| Characteristic                          | Symbol                | Test Conditions                                                                                   | Min   | Typ                | Max   | Unit  |
|-----------------------------------------|-----------------------|---------------------------------------------------------------------------------------------------|-------|--------------------|-------|-------|
| Detector Output Distortion              | THD <sub>DET</sub>    | RFin = 1mVrms                                                                                     | -     | 1.5                | 2.5   | %     |
| Detector Output Resistance              | R <sub>O(DET)</sub>   | RFin = 1mVrms                                                                                     | -     | 1.2                | -     | ••    |
| Detector Output DC Voltage Change Ratio | ••V <sub>O(DET)</sub> | RFin = 1mVrms                                                                                     | -     | 0.15               | 0.23  | V/KHz |
| Meter Drive Slope                       | MDS                   |                                                                                                   | 70    | 100                | 135   | nA/dB |
| First Mixer Input Resistance            | R <sub>I(1M)</sub>    | fc = 50MHz                                                                                        | 500   | 690                | -     | ••    |
| First Mixer Input Capacitance           | C <sub>I(1M)</sub>    | fc = 50MHz                                                                                        | -     | 7.2                | 10    | pF    |
| Limiter Input Sensitivity               | V <sub>I(LIM)</sub>   | fc = 455KHz, 20dB SINAD                                                                           | -     | 100                | 250   | ••rms |
| Second Mixer Input Sensitivity          | S <sub>V(2M)</sub>    | fc = 10.7MHz, 20dB SINAD                                                                          | -     | 10                 | 25    | ••rms |
| First Mixer 3rd Order Sensitivity       | 3RD                   |                                                                                                   | -     | -22                | -     | dBm   |
| Low Battery Detector                    | LBD                   | LBD0 ~ LBD3 = 0 ( Default )<br>Only LBD2 = 0<br>Only LBD1 = 0<br>Only LBD3 = 0<br>LBD0 ~ LBD3 = 1 | -0.15 | 3.45<br>3.3<br>3.0 | 0.1   | V     |
|                                         |                       |                                                                                                   | -0.1  | 2.2<br>2.1         | 0.075 |       |
| AM Rejection Ratio                      | AMRR                  | RFin = 1mVrms ~ 10mVrms<br>AM MOD = 30%                                                           | 25    | 35                 | -     | dB    |

**Compressor**(V<sub>cc</sub> = 3.6V, fc = 1KHz, Ta = 25••, unless otherwise specified )

| Characteristic             | Symbol                 | Test Conditions       | Min  | Typ  | Max | Unit  |
|----------------------------|------------------------|-----------------------|------|------|-----|-------|
| Reference Voltage          | V <sub>REF</sub>       | No Signal             | 0.9  | 1.0  | 1.1 | V     |
| Standard Output Voltage    | Vo(com)                | Vinc = 13mVrms •• 0dB | 255  | 300  | 345 | mVrms |
| Compressor Gain Difference | ••G <sub>V1(COM)</sub> | Vinc = -20dB          | -1.0 | -0.5 | 0   | dB    |
|                            | ••G <sub>V2(COM)</sub> | Vinc = -40dB          | -2.0 | -1.0 | 0   | dB    |

## ELECTRICAL CHARACTERISTICS (Continued)

| Characteristic               | Symbol                | Test Conditions                                     | Min  | Typ  | Max  | Unit  |
|------------------------------|-----------------------|-----------------------------------------------------|------|------|------|-------|
| Compressor Output Distortion | THD <sub>COM</sub>    | V <sub>inc</sub> = 0dB                              | -    | 0.5  | 1.0  | %     |
| Mute Attenuation Ratio       | ATT <sub>MUTE</sub>   | V <sub>inc</sub> = 0dB                              | 60   | 80   |      | dB    |
| Compressor Limiting Voltage  | V <sub>LIM(COM)</sub> | V <sub>inc</sub> = Variable                         | 1.41 | 1.65 | 1.83 | Vp-p  |
| ALC                          | V <sub>ALC</sub>      | I <sub>ALC</sub> = 8uA ( R <sub>ALC</sub> = 120•• ) | 280  | 330  | 380  | mVrms |
| Splatter filter              | Vo(SF)                | V <sub>INC</sub> = 13mVrms = 0 dB                   | 255  | 300  | 345  | mVrms |

**Expander**(V<sub>cc</sub> = 3.6V, f<sub>c</sub> = 1KHz, T<sub>a</sub> = 25••, unless otherwise specified)

| Characteristic                  | Symbol                 | Test Conditions                          | Min | Typ | Max | Unit  |
|---------------------------------|------------------------|------------------------------------------|-----|-----|-----|-------|
| Standard Output Voltage         | V <sub>O(EXP)</sub>    | V <sub>inE</sub> = 30mVrms •• 0dB        | 104 | 130 | 156 | mVrms |
| Expander Gain Difference        | ••G <sub>V1(EXP)</sub> | V <sub>inE</sub> = -10dB                 | 0   | 0.5 | 1.0 | dB    |
|                                 | ••G <sub>V2(EXP)</sub> | V <sub>inE</sub> = -20dB                 | 0   | 1.0 | 2.0 | dB    |
|                                 | ••G <sub>V3(EXP)</sub> | V <sub>inE</sub> = -30dB                 | 0   | 1.5 | 3.0 | dB    |
| Expander Output Distortion      | THD <sub>EXP</sub>     | V <sub>inE</sub> = 0dB                   | -   | 0.5 | 1.0 | %     |
| Mute Attenuation Ratio          | ATT <sub>MUTE</sub>    | V <sub>inE</sub> = 0dB                   | 60  | 80  | -   | dB    |
| Expander Maximum Output Voltage | V <sub>OEXP(MAX)</sub> | V <sub>inE</sub> = Variable<br>THD = 10% | 500 | 600 | -   | mVrms |
| Speaker amp output 1            | Vo( SA1)               | V <sub>INE</sub> = 30mVrms = 0 dB        | 104 | 130 | 156 | mVrms |
| Speaker amp output 2            | Vo( SA1)               | V <sub>INE</sub> = 30mVrms = 0 dB        | 104 | 130 | 156 | mVrms |

**PLL**(  $V_{CC} = 3.6V$ ,  $T_a = 25^{\circ}C$ , unless otherwise specified )

| Characteristic        | Symbol       | Test Conditions                                | Min            | Typ  | Max  | Unit    |
|-----------------------|--------------|------------------------------------------------|----------------|------|------|---------|
| Operating Current     | $I_{CCPLL}$  | $V_{CC} = 3.6V$                                | -              | 2.0  | 3.5  | mA      |
| Input Current         | $I_{IH}$     | $V_{in} = V_{CC}$                              | -              | -    | 5    | $\mu A$ |
|                       | $I_{IL}$     | $V_{in} = 0V$                                  | -5             | -    | -    | $\mu A$ |
| Input Voltage         | $V_{IH}$     |                                                | $V_{CC} - 0.3$ | -    | -    | V       |
|                       | $V_{IL}$     |                                                | -              | -    | 0.3  | V       |
| Output Current        | $I_{OH}$     | $V_{out} = V_{CC}$                             | 0.3            | -    | -    | mA      |
|                       | $I_{OL}$     | $V_{out} = 0V$                                 | 0.3            | -    | -    | mA      |
| Output Voltage        | $V_{OH1}$    | PDT,PDR : $I_o = -0.3mA$<br>( Sourcing )       | $V_{CC} - 0.4$ | -    | -    | V       |
|                       | $V_{OL1}$    | PDT,PDR : $I_o = 0.3mA$<br>( Sinking )         | -              | -    | 0.4  | V       |
|                       | $V_{OH2}$    | LD, $f_{MCU}$ : $I_o = -0.1mA$<br>( Sourcing ) | $V_{CC} - 0.5$ | -    | -    | V       |
|                       | $V_{OL2}$    | LD, $f_{MCU}$ : $I_o = 0.1mA$<br>( Sinking )   | -              | -    | 0.5  | V       |
| PLL regulator voltage | $V_{PLLREG}$ | -                                              | 1.95           | 2.15 | 2.25 | V       |


### PLL Program summary

#### • MCU (MICOM) Serial Interface (MSB : 1<sup>st</sup> INPUT)


Use CLK (Pin 7), DATA (Pin 8), EN (Pin 9) terminals for program.

DATA and CLK terminals are used for loading data to internal Shift-Register. When EN terminal is 'Low', It is possible to program TX-Channel Counter, RX-Channel Counter and various control functions of PLL. When EN terminal is 'High', Program 1<sup>st</sup> Local Oscillator Capacitor Selection i receiver for U.S.A - 25 CH function.


#### - TX - Register, RX-Register, Control Register



#### - Reference - Register



#### - RECEIVER -1<sup>st</sup> local oscillator internal capacitor selection register & low battery detector voltage register [ CLO \_ LBD - Register ]



## • Programmable Counter

- RX - counter : Setting frequency for RX.VCO ( 14 Bits --> 1/16 ~ 1/16383 )  
 [ Default\_CH. = USA\_#21 ( REMOTE ) : 36.075MHz ( Div.\_NO = 7215 )]

## &lt; RX. Register (16bits) &gt;

| Bit                | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
|--------------------|--------|--------|--------|--------|--------|--------|-------|-------|
| Name               | PMC0   | PMC1   | D13    | D12    | D11    | D10    | D9    | D8    |
| Default value 7215 | *      |        | 0      | 1      | 1      | 1      | 0     | 0     |

| Bit                | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name               | D7    | D6    | D5    | D4    | D3    | D2    | D1    | D0    |
| Default value 7215 | 0     | 0     | 1     | 0     | 1     | 1     | 1     | 1     |

- TX - counter : Setting frequency for TX.VCO ( 14 Bits --> 1/16 ~ 1/16383 )  
 [ Default\_CH. = USA\_#21 ( REMOTE ) : 49.830MHz ( Div.\_NO = 9966 )]

## &lt; TX. Register (16 bits) &gt;

| Bit                | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
|--------------------|--------|--------|--------|--------|--------|--------|-------|-------|
| Name               | PMC0   | PMC1   | D13    | D12    | D11    | D10    | D9    | D8    |
| Default value 9966 | *      |        | 1      | 0      | 0      | 1      | 1     | 0     |

| Bit                | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name               | D7    | D6    | D5    | D4    | D3    | D2    | D1    | D0    |
| Default value 9966 | 1     | 1     | 1     | 0     | 1     | 1     | 1     | 0     |

## \* Program mode control

| PMC0 | PMC1 | Program mode    | PMC0 | PMC1 | Program mode   |
|------|------|-----------------|------|------|----------------|
| 0    | 0    | Control Block   | 0    | 1    | UPLL_RX. Block |
| 1    | 0    | UPLL_Ref. Block | 1    | 1    | UPLL_TX. Block |

- Ref - counter : Setting reference frequency for phase detector ( 12 Bits --> 1/16 ~ 1/4095 )  
 [ Default\_Divider = 2048, X-tal\_OSC = 10.240 MHz --> Fref = 5KHz ]


< Ref. Register (16bits) >

| Bit                | Bit 15 | Bit 14 | Bit 13                                 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
|--------------------|--------|--------|----------------------------------------|--------|--------|--------|-------|-------|
| Name               | PMC0   | PMC1   | UK_S1                                  | UK_S0  | D11    | D10    | D9    | D8    |
| Default value 2048 | *      |        | Ref.freq. selection for United Kingdom |        | 1      | 0      | 0     | 0     |

| Bit                | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name               | D7    | D6    | D5    | D4    | D3    | D2    | D1    | D0    |
| Default value 2048 | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

-UK\_Selection

| UK_S0 | UK_S1 | FR1        | FR2         | FrefTX      | FrefRX      |
|-------|-------|------------|-------------|-------------|-------------|
| 0     | 0     | fREF (A)   | -           | fREF (A)    | fREF (A)    |
| 1     | 0     | fREF (A)   | fREF/4 (B)  | fREF/4 (B)  | fREF/4 (B)  |
| 0     | 1     | fREF/4 (B) | fREF/25 (C) | fREF/4 (B)  | fREF/25 (C) |
| 1     | 1     | fREF/4 (B) | fREF/25 (C) | fREF/25 (C) | fREF/4 (B)  |



< Reference frequency selection >

## • Control program

Control register (16 Bits)

| Bit         | Bit 15                    | Bit 14                 | Bit 13     | Bit 12                                                            | Bit 11                    | Bit 10                                    | Bit 9                   | Bit 8                                     |
|-------------|---------------------------|------------------------|------------|-------------------------------------------------------------------|---------------------------|-------------------------------------------|-------------------------|-------------------------------------------|
| Name        | PMC0                      | PMC1                   | -          | PLL <sub>TX</sub> -BS                                             | CO_M                      | CO_BS                                     | EX_M                    | EX_BS                                     |
| Description | Program Mode Control_0    | Program Mode Control_1 | Don't Care | PLL <sub>TX</sub> Battery Save                                    | Compressor Mute Selection | Compressor Battery Save                   | Expander Mute Selection | Expander Battery Save                     |
| Function    | *<br>Program Latch Assign |                        | Don't Care | 0:Normal (PLL <sub>TX</sub> -On)<br>1:PLL <sub>TX</sub> Power-Off | 0:Normal<br>1:Mute        | 0: CO-On<br>1: Normal (CO-part Power-Off) | 0:Normal<br>1:Mute      | 0: EX-On<br>1: Normal (EX-part Power-Off) |

| Bit         | Bit 7                   | Bit 6                                     | Bit 5                                   | Bit 4      | Bit 3      | Bit 2      | Bit 1                                      | Bit 0       |
|-------------|-------------------------|-------------------------------------------|-----------------------------------------|------------|------------|------------|--------------------------------------------|-------------|
| Name        | LDT_CDO                 | LBD-BS                                    | Rx-BS                                   | -          | -          | -          | TEST2                                      | TEST1       |
| Description | LDT or CDO Select       | Low Battery Detector Battery Save         | RX Battery Save                         | Don't care | Don't care | Don't care | TEST Mode 2                                | TEST Mode 1 |
| Function    | 0:Normal (CDO)<br>1:LDT | 0:Normal (LBD-ON)<br>1:LBD-Part Power-Off | 0:Normal (RX-ON)<br>1:RX-Part Power-Off | -          |            |            | ***<br>Function Test On each block of UPLL |             |

## \*\*\* TEST Mode &amp; LDT-CDO Mode

| LDT/CDO | TEST1 | TEST2 | LDT / CDO         | Remark  |
|---------|-------|-------|-------------------|---------|
| 0       | 0     | 0     | Rx block CDO      | Default |
|         | 1     | 0     | Rx block CDO      |         |
|         | 0     | 1     | 4_25cnt block FR2 |         |
|         | 1     | 1     | 4_25cnt block FR2 |         |
| 1       | 0     | 0     | PLL block LDT     |         |
|         | 1     | 0     | PLL block LDT     |         |
|         | 0     | 1     | Test PLL_RX       |         |
|         | 1     | 1     | Test PLL_TX       |         |

## • Operating internal circuit blocks in each mode

| Mode ( state )                         | Operating circuit blocks                                                                                                                                                                                                                        |
|----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Active state<br>( Communication mode ) | PLL regulator / MICOM I/F ( Data, CLK, EN ) / 2'nd local oscillator / Receiver / 1'st local oscillator / RX PLL / Carrier detector / FSK comparator / Low battery detector / TX PLL / Expander & speaker amp / Compressor / Splatter filter amp |
| Receiving mode                         | PLL regulator / MICOM I/F ( Data, CLK, EN ) / 2'nd local oscillator / Receiver / 1'st local oscillator / RX PLL / Carrier detector / FSK comparator / Low battery detector.                                                                     |
| Inactive state                         | PLL regulator / MICOM I/F ( Data, CLK, EN )                                                                                                                                                                                                     |

## • CLO\_LBD - Register Program

[ Rx - 1'st local oscillation internal cap. for U.S.A - 25CH &amp; Low battery detect voltage ]

- CLO register ( 6 bits ) : Receiver 1'st local oscillator internal capacitor selection

| Bit           | Bit10 (MSB) | Bit 5                                                             | Bit 4                                                             | Bit 3                                                             | Bit 2                                                             | Bit 1                                                             | Bit 0                                                             |
|---------------|-------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|
| Name          | PMC         | CLO5                                                              | CLO4                                                              | CLO3                                                              | CLO2                                                              | CLO1                                                              | CLO0                                                              |
| Default Value | 1<br>*****  | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 |
| Function      | -           | 0:Normal<br>1:Internal<br>Cap. for<br>USA 25<br>Channel<br>=4.4pF | 0:Normal<br>1:Internal<br>Cap. for<br>USA 25<br>Channel<br>=1.0pF | 0:Normal<br>1:Internal<br>Cap. for<br>USA 25<br>Channel<br>=3.6pF | 0:Normal<br>1:Internal<br>Cap. for<br>USA 25<br>Channel<br>=2.4pF | 0:Normal<br>1:Internal<br>Cap. for<br>USA 25<br>Channel<br>=1.2pF | 0:Normal<br>1:Internal<br>Cap. for<br>USA 25<br>Channel<br>=0.6pF |

\*\*\*\*\*

PMC ( Program Mode Control )

PMC = 'HIGH' &amp; EN = 'HIGH' → CLO\_LBD Register Program Mode

- Rx - Low Battery Detect Voltage

| Bit           | Bit 10 (MSB) | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Low Battery Detector Voltage | Remark  |
|---------------|--------------|-------|-------|-------|-------|------------------------------|---------|
| Name          | PMC          | LBD3  | LBD2  | LBD1  | LBD0  |                              |         |
| Default Value | 1<br>*****   | 0     | 0     | 0     | 0     | -                            | Default |
| Function      | 1            | 0     | 0     | 0     | 0     | 3.45V                        | -       |
|               |              | 1     | 0     | 1     | 1     | 3.3V                         | -       |
|               |              | 1     | 1     | 0     | 1     | 3.0V                         | -       |
|               |              | 0     | 1     | 1     | 1     | 2.2V                         | -       |
|               |              | 1     | 1     | 1     | 1     | 2.1V                         | -       |

\*\*\*\*\* PMC (Program Mode Control)


PMC = 'HIGH' & EN = 'HIGH' → CLO - LBD Register Program Mode

•• Example 1 >

Low battery detector voltage : 2.1V


U.S.A \_CH-#1 ( REMOTE ) → 1'st local osc. varicap value = 15.86pF, Internal cap = 7.0pF  
( Ext\_L = 0.45uH, EXT\_C = 30pF )

- 12 bit data format



In case the 12 bits programming, insert 1 don't care bit ( Dummy bit ) between PMC and LBD3.

-In case of setting 16 bit data format





In case of 16 bits programming, insert 5 don't care bits between the PMC and LBD3

#### •• EXAMPLE DATA FOR U.S.A 25\_CHANNEL SELECTION



| 1'st Local Osc. Internal Capacitor Select |                |                |                |                |                | Base Channels | Hand Channels | Varicap Value           | External C     | External L | Internal C |
|-------------------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|-------------------------|----------------|------------|------------|
| Bit5<br>(CLO5)                            | Bit4<br>(CLO4) | Bit3<br>(CLO3) | Bit2<br>(CLO2) | Bit1<br>(CLO1) | Bit0<br>(CLO0) | 1 ~ 25CH.     | 1 ~ 25CH.     | 1.0V ~ 2.0V<br>TYP 1.5V | 27pF<br>(30pF) | 0.45uH     | pF         |
| 0                                         | 0              | 0              | 0              | 0              | 0              | 16 ~ 25CH.    | -             | 18.73<br>~ 15.86pF      | 27pF           | 0.45uH     | -          |
| 0                                         | 0              | 0              | 0              | 0              | 1              | -             | 16 ~ 25CH.    | 18.73<br>~ 15.86pF      | 30pF           | 0.45uH     | 0.6        |
| 0                                         | 1              | 0              | 0              | 0              | 1              | 01 ~ 04CH.    | -             | 18.73<br>~ 15.86pF      | 27pF           | 0.45uH     | 1.6        |
| 0                                         | 0              | 0              | 0              | 1              | 0              | 05 ~ 10CH.    | -             | 18.73<br>~ 15.86pF      | 27pF           | 0.45uH     | 1.2        |
| 0                                         | 0              | 0              | 0              | 0              | 1              | 11 ~ 15CH.    | -             | 18.73<br>~ 15.86pF      | 27pF           | 0.45uH     | 0.6        |
| 0                                         | 1              | 1              | 1              | 0              | 0              | -             | 01 ~ 06CH.    | 18.73<br>~ 15.86pF      | 30pF           | 0.45uH     | 7.0        |
| 0                                         | 1              | 1              | 0              | 1              | 0              | -             | 07 ~ 15CH.    | 18.73<br>~ 15.86pF      | 30pF           | 0.45uH     | 5.8        |

- **Phase detector / Lock Detector Output Waveforms**



**( Phase Detector / Lock Detector Output Waveform )**

48-QFP-1010E



48-QFPH-1414

